Top Banner
A MICROPROGRAMMED I/O INTERFACE Raimundo Nona to Daniel Duarte V*
172

MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Apr 05, 2020

Download

Documents

dariahiddleston
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

A MICROPROGRAMMED I/O INTERFACE

Raimundo Nona to Daniel Duarte

V*

Page 2: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 3: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

hi f -J •' h * l g\ y y HI L u

y

&

i

Monterey, California

A MICROPROGRAMMED I/O INTERFACE

by

Raimundo Nonato Daniel Duarte

Thesis Advisor: Raymond H. Brubaker

March 1974

AppAovzd fan. public neJLm&z; da>t/uhution unluniXtd.

I Z^'o'jO

Page 4: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 5: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

A MICROPROGRAMMED I/O INTERFACE

by

RAIMUNDO NONATO DANIEL DUJRTELIEUTENANT - BRAZILIAN NAVY

Submitted in partial fulfillment of therequirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL

March 1974

Page 6: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 7: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

ABSTRACT

This thesis presents a basic hardware model suitable for

most sequential microprogrammed devices. A software system

is described which allows the use of an assembly-level

programming language instead of the binary representation of

microcodes. The implementation of a microprogrammed

input/output inter face is presented as an example of use of

both the hardware and software.

Page 8: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 9: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

TABLE OP CONTENTS

I. INTRODUCTION 6

II. IEM SYSTEM/360 I/O INTERFACE 7

A. OVERVIEW 7

E. INTERFACE FUNCTIONS 8

III. IHE APPROACH 11

IV. MICROPROGRAMMING 12

A. INTRODUCTION 12

E. EASIC HARDWARE 13

C. OPERATION 14

1. Conditional Jump 16

2. Unconditional Jump 17

3. Execution of a Predefined Process. ... 17

V. AIMIC-AN ASSEMBLER-LEVEL LANGUAGE

FOR MICROPROGRAMMING 19

A. MOTIVATION 19

B. THE SOFTWARE PACKAGE 20

1. Introduction 20

2. Functional Description and use 21

a. The Data Generator... 21

(1) Purpose 21

(2) Input 21

(3) Output 22

b. The Table Generator 22

(1) Purpose 22

(2) Input 22

(3) Output 22

Page 10: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 11: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

c. The Assembler 22

(1) Purpose 22

(2) Input 22

(3) Output 23

IV. IMPLEMENTATION OF A MICROEBOGP»AHSlE

INTERFACE 24

A. OVERVIEW 24

E. EXAMPLE 26

V. CONCLUSION 30

AEPENDIX A - Interface Flowchart 31

APPENDIX B - Flowchart Labeling Algorithm.... 40

AFPENDIX C - How to write an ALMIC program 42

APPENDIX D - Figures 43

COMPUTER PROGRAM 53

BIBLIOGRAPHY 81

INITIAL DISTRIBUTION LIST 82

FORM DD 1473 83

Page 12: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 13: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

LIST OF DRAWINGS

1 - Bead-Only Memory representation 13

2 - Easic hardware 15

3 - Phase relation between clocks 16

4 - Control part of the interface 43

5 - Execution part of the interface 44

6 - Parallel-connection of ROM 45

7 - Farallel-connection of decoders 46

8 - Latch circuit for the "raise/drop line"

function 47

9 - Address-checking function 48

10 - Input to the Data Generator 49

11 - Output from the Table Generator 50

12 - Microprogram for the interface 52

Page 14: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 15: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

I. INTRODUCTION

This thesis is part of a larger effort to implement a

communications network for present and future computer

systems at the Naval Postgraduate School. Microcomputers

will be used in this network to replace as many interface

hardware functions as possible with software, thus providing

a degree of flexibility not attainable with hardware-only

configurations. The need arose for a device which allows

exchange of data and control signals between any of the

computer systems and its associated microcomputer.

The aim of this thesis is to develop basic hardware that

can be used in any of these interfaces, as well as in most

sequential devices.

The IEi-1 System/360 interface was chosen as the guide for

design for the following reasons:

a) it has a standard I/O interface between the data

channel and the control units which activate I/O devices;

b) it is possibly one of the more complex interfaces,

thus providing a worst-case design.

During the course of work the need for a

microprogramming language was recognized; the software

designed to support it is described in chapter V.

Page 16: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 17: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

II. IBM SYSTEM/36 I/O INTERFACE

A. OVERVIEW

Whenever the IBM System/360 channel wants to

receive/send information from/to a specific I/O device it

sends a command (Read/Write) to the device via its control

unit and logically disconnects as soon as the control unit

acknowledges the command. When the I/O device is ready to

send/receive the desired information it signals to the

channel which executes a polling sequence to find out which

unit is asking for service. If the control unit is tusy and

cannot accept the command, a "Control Unit Busy Sequence 11

takes place, whereby the channel is notified and defers its

request for a later point in time.

The control unit can also initiate a data exchange by

signalling to the channel and waiting until it is ready to

service the request.

Due to the number of signalling lines used, the detailed

operational description is quite involved. It is described

in Ref. 1. Reference 2 contains a somewhat more detailed

and readable explanation of some of the different sequences.

Page 18: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 19: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

INTERFACE FUNCTIONS

The rules which constitute the I/O Interface are

physically i nplemented by 34 wires, or lines, whose state

can be either up (cne, high) or down (zero, low).

The lines are :

Bus Out - a set of nine lines used to transmit

information (data, I/O device address, commands) frcm the

channel to the control units. Eight lines are used to

convey the information itself and one line is a parity hit.

The type of information transmitted over Bus Out is

indicated by the state of other lines.

Bus In - a set of nine lines used to transmit

information (data, I/O device identification, status

infcrmation) from the control unit to the channel. Eight

lines are used to convey the information itself and cne line

is a parity bit. The type of information transmitted over

Bus In is indicated by the state of other lines.

Address In (abbreviated Adrln) - is a line from all

attached control units to the channel. Its rise indicates

that the address of the currently selected I/O device is

available on Busln .

Status In (abbreviated Stain) - is a line frcm all

attached control units to the channel. Its rise indicates

that the control unit has placed status information on

Busln.

Service in (abbreviated Serin) - is a line from all

attached control units to the channel. Its rise indicates to

the channel that the selected I/O device wants to transmit

or receive a byte of information.

Page 20: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 21: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Command Out (abbreviated ComOut) - is a line from the

channel to all attached control units. Its rise may

indicate

:

1) after the rise of Adrln - the contents of BusCut is a

command

.

2) after the rise of Serin - the channel is ending the

current operation.

3) after the rise of Stain - the control unit should

disconnect from the interface after the fall of SelOut.

Service Out (abbreviated SerOut) - is a line from the

channel to all attached control units. Its rise indicates to

the selected I/O device that the channel has accepted the

information on Busln or has provided on BusOut the data

requested by Serin.

Suppress Out (abbreviated SupOut) - is a line from the

channel to all attached control units and is used both alone

and in conjunction with other outbound lines to provide the

following special functions:

1) data suppression,

2) status suppression,

3) command chaining and

4) selective reset.

These functions are described in Ref. 1.

Operational Out (abbreviated OplOut) is a line from the

channel to all attached control units and is used for

interlocking purposes. Except for SupOut all lines from the

channel are significant only when OplOut is up. Whenever

OplOut is down, all inbound lines from the control units

must drop and any operation currently in process must be

reset.

Operational In (abbreviated Oplln) - is a line from all

attached control units to the channel and is used to signal

to the channel that an I/o device has been selected.

Page 22: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 23: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Select Out (abbreviated SelOut) - SelOut and Selln form

a closed loop from the channel through all attached control

units and back to the channel.

Select In (abbreviated Selln) - is the name givan to

SelOut when it reaches the channel after passing through all

control units.

Hold Out (abbreviated Holdout) - is a line from the

channel to all attached control units and is used in

conjunction with SelOut.

Address Out (abbreviated AdrOut) - is a line from the

channel to all attached control units. It provides two

functions

:

1. I/O Device Selection - AdrOut up is an order to all

attached control units to decode the I/O device address on

BusOut.

2. Disconnect Operation - whenever Holdout is down and

AdrOut rises, or AdrOut is up and Hold Out falls, the

presently connected control unit Bust drop Oplln, thus

disconnecting from the interface.

Reguest In (abbreviated Reqln) - is a line from all

attached control units to the channel. Its rise indicates

that a control unit is requesting a selection sequence.

Metering Cut is a

attached control units,

meter is recording time.

line from the channel to all

Its rise indicates that the CPU

Clock Out - is a line from the channel to all attached

control units. Control units should not be allowed to

switch from "On-line" to "Off-line" condition when ClcckOut

is up.

The functions implied by the list above were to be

implemented, resulting in the design of a device capable of

acting as a control unit.

10

Page 24: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 25: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

III. THE APPROACH

An interface to the /360 channel certainly had to

include seme logical circuitry. Preliminary studies showed

that the state of the lines alone is not always sufficient

to decide the action to be taken by the device. Therefore

the nature of the functions to be performed was not strictly

combinational, and the device would have to keep track of

event sequences.

Another difficulty was that the number of variables

involved, even reducing the problem to the bare essentials,

was arcund seven; this implied the use of large reduction

maps, difficult to visualize and error-inducing. The needed

addition cf flip-flop counters to make up for the sequential

nature or some of the functions would aggravate the problem.

Furthermore, a troublesome and time- consuming

implementation phase was anticipated for the design. If

patchboards were to be used in the experimental

implementation, poor contacts and misrouted wires were

likely tc compound with design errors; on the other hand,

hardwired prototyping would be expensive if several

corrections cr changes were to be made.

These factors led to the use of microprogramming as

opposed tc hardwiring (or random logic).

11

Page 26: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 27: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

IV. MICROPROGRAMMING

A. INIBCEUCTION

M icroprocrammming, as used in this report, is a design

technique substitute to hardwiring. The fundamental idea

behind microprogramming is that, given a truth table with n

inputs and one output, we can think of it as being a table

nof contents of a 2 word, one bit per word, storage device.

The state of the inputs determines one unique address in the

storage device and the content of this location is the

desired value of the function.

It is easily seen that if, instead of one-bit words, the

store had, say, eight-bit words, eight separate switching

(binary) functions could be implemented. In the application

described here, several binary function values are grouped

into a field to specify one of several values. For example,

a field of three bits can take eight different values. The

same table can simultaneously implement several such

functions

.

The need was for a device capable of implementing the

following basic flowchart operations:

1) Conditional branch - where the decision variable was

tc be one of the I/O interface lines.

2) Unconditional branch.

12

Page 28: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 29: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

3) Execute predefined process - where the "predefined

process" would be of the form "RAISE LINE..." or "DROP

LINE. .. " only.

B. EA5IC HAFEWARE

Before introducing the complete model, its basic

components will be presented and briefly explained.

1) Read Only Memory (ROM) (Figure 1) - depicted in the

diagrams as a rectangle divided in three rows; the bottom

row represents the input section and contains a description

of the physical device as well as the input (address) bits.

The middle row is subdivided in three fields :

leftffcst field is the 'next basic address field' cr ADR

center field is the 'select field' or SEI

rightmost field is the 'opcode field* or OPCODE

The upper row is subdivided in as many sguares as the

number of bits in each word of the ROM. The number inside

the sguares represent the significance of the nit (i.e. the

binary order) .

7 6 5 4 3 2 1

ADR SEL OPCODE

2 1

Figure 1. An eight word, eight bits per word.

Read Only Memory.

2) Clock - depicted as the Greek. letter phi ( ) .

Subscripts are used to differentiate among phases cf the

clock, i.e. 01, <p2 1 ... <pn are all pulse generators with

the same f reguency ; however, the leading edge of the pulse

which prcduces changes in the circuits under their control

occurs at distinct time instants.

13

Page 30: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 31: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

3) D flip-flops (Figure 2) - depicted as a square with

the letter * D* inside and subscripts whenever necessary to

differentiate among the various flip-flops. Whenever the

clock rises the output of the flip-flops becomes equal to

the input value immediately prior to the clock pulse.

4) Data Selector / Multiplexer (MX) (Figure 2) - logic

ncircuit with 2 input lines, n select lines and one output

line. It is the logical eguivalent of a single-pole,

n2 -position switch whose position is specified by a n-bit

input address. The output line presents the value of the

single input line selected by the select lines. In addition

to the input and select lines, the multiplexer has a strobe

or enable line. The output is valid only when the strobe

line is zero (low) .

5) Decoder / Demultiplexer (DMX) (Figure 2) - icgic

ncircuit with n inputs and 2 outputs. For each binary value

at the input, one different output line is dropped. In

addition, the demultiplexer has a strobe or enable line. The

selected output changes state only when the strobe line is

low (zero) .

C. OPERAIION

The operation of the model is better explained ty an

example. The following assumptions are made:

1) The hardware configuration is as depicted in

Figure 2.

2) The circuit is in steady-state operation.

14

Page 32: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 33: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

U I » I I I »

BIHJtail M I I ! I I ! II— 3

<N

CM

u

o

cti

CM

0)

•H

15

Page 34: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 35: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

3) The BOH has already been programmed and the

contents cf seme addresses are tabulated below:

ADDRESS

3

4

5

1

ADR FIELD

10

00

01

01

00

TABLE I

SEL FIELD

010

001

001

000

000

CECODE HELD000

011

001

000

000

5004) The two clocks ( 01 and <p2) run at, say,

their phase relationship being as shown in figure 3 .

KH:

01

02

Figure 3. Phase relation between 01 and <p2.

1 • Conditional Jump

Refer to Table I and assume that the address now

being accessed is number three. The inputs to D1 and D2 are

1 and respectively (see "ADR FIELD") ; line two (010) has

been selected (see- "SEL FIELD") and the operation coded as

000 is being executed by some hardware external to the model

(see "OPCODE FIELD"). Note that the outputs of D1, D2 and

D3 must currently be 011 respectively, since we assumed ROM

word three was being accessed.

16

Page 36: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 37: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Eventually the clock ( 01) will rise and the output

of D1D2 will be 10, which implies that the address to be

accessed is either 4 (100) or 5 (101) depending upcn the

output cf D3. The output of D3 is the value of its input

immediately prior to the 01 pulse, and this is the value of

input (to MX) line two (010) ; thus it cannot be said which

ROM word will be accessed next without specifying the

earlier state of this signal. The effect of this example can

be described by the ALGOL-like statement:

"IF INPUT (2) GO TO 5 ELSE GO TO 4"

where input (2) is treated as a logical variable.

Soon after 01 , the outputs of the ROM start to

change. Since it is not guaranteed that only one change in

state will take place, 02 is kept high at this point, thus

preventing the output of DMX from being affected by this

spurious input.

One microsecond later, 02 goes low; consequently,

the input of D3 is now defined and the right command is

being enatled by one of the output lines of DMX.

2. Unconditional Jump

In the example described above, if it was known that

input line two (010) had the value zero (it could be

physically connected to ground), then the next address would

have been forced to four. On the other hand, if it had the

value 1 (connected to the power supply) , an unconditional

jump to location five would have resulted.

Therefore, to implement the unconditional jump, it

suffices to save two input lines to MX and set them tc 1 and

respectively.

3- J*US]?11211 of 1 Pl^defj.ned Pl2£^ss

It can be seen from the two previous examples that

the output of DMX depends upon the particular address being

accessed. By proper selection of the contents of the "next

address" field, it is therefore possible to make the 30M

17

Page 38: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 39: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

cause the execution cf sequences of processes, as will be

described.

Assuming that this hardware was to be used as

control unit for an Arithmetic and Logic Unit of a computer,

certain tasic functions would be needed, such as adder,

multiplier, divider, comparator, etc. These basic functions

are collectively called "raicrospec functions" by Husson

(Eef. 2). The microspec function has one enable lire that

activates it.

The hardware in the example allowed coding of eight

possible operations. Therefore, if the output lines of DMX

were connected to suitable microspec functions, up .to eight

different predefined processes could be selected and

executed

.

18

Page 40: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 41: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

V.ALMIC - AN ASSEMBLY - LEVEL LANGUAGE FOE MICROPROGRAMMING

A. MOTIVATION

Given the basic hardware model described in chapter IV,

the next task was the actual programming of the ROM 's to

generate the control sequences required Dy the /360 channel.

This n>eant:

1) find the bit patterns to te stored in each field of

each address;

2) put them on paper;

3) actually write them into the ROM.

The last operation was relatively easy, because all that

is required is equipment already available. However, the

first two proved not only tedious but also highly

error-prone. In the case under study it was estimated that a

256 word, 16 bits per word, store would be needed, which

implied a sizable number of bit strings to be input via a

teletypewriter. In case an error was detected, or a change

sought, most of the work would have to be dene again.

It was decided that a higher level language would be

desirable to allow straightforward description of control

sequences and to automate their translation into HOM bit

patterns. Ihis required the design of a software package to

support it and, due to time constraints, it was agreed that

an assembler-level language would be more reasonable and

still helpful.

19

Page 42: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 43: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

The general format of a statement in the assembler

language is given by the example:

34 : 26 , ADROUT,S2AIN.

where the number before the colon (34) is the address where

the statement is to be stored; the first field (28) is the

next address (not the "next basic address" mentioned in

chapter IV; tne assembler will take care of this detail)

;

ADROUT, in the example, stands for "select rhe decision line

ADRCUT" and the third field is the operation to be

performed, "raise line Stain (Status In)" in this case.

It is to be understood by this example that the next

instruction will be in the address given by:

{28 + (current value of ADROUT, 1 or 0)

}

therefore 28 or 29.

B. THE SOFTWARE PACKAGE

1 • Il2!.££j3.u£ t ion

The model presented in chapter IV was intended to be

used in any sequential microprogrammed circuit. Therefore,

before attempting to write programs for any specific

hardware configuration, it is necessary to furnish the

assembler with the following information:

1) number of addresses in the ROM;

2) number of bits in each field of a ROM word;

3) list of mnemonics used to represent the input

lines to KX;

4) list of mnemonics used to represent the opcodes

(or microspec functions ) .

20

Page 44: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 45: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

2 • Functional Description and Use of the S eft ware

Package

The package is composed of three main programs:

a) the DATA GENERATOR

h) the TABLE GENERATOR

C) the ASSEMBLE?.

In addition there are 13 subroutines: INIT, GNC

,

CONV, GET, PUT, ICON, PAD, ERROR, tfRITEL, FORM, CCNCUT,

SCAN, PUNCH.

a. The Data Generator

(1) Pu££°.§.§- Generate input data fcr the

Table Generator.

(2) Inj?uj£- Input is in free-format 80-column

records, with different elements separated by commas, except

where otherwise noted. Blanks are always irrelevant,

therefore "256, 34." is the same as "256,3 4.". The

following data is required:

(a) one card with the number one in column

one ;

(b) the number of fields in a RCH word,

followed by a comma. This is necessary since it is allowed

to separate the opcode field into as many sub-fields as

wanted, thus providing the capacity to execute several

operations simultaneously;

(c) the number of bits in each field of the

ROM word;

(d) list of mnemonics used to represent the

input lines to MX. The last mnemonic is to be followed by a

period, net a comma;

(e) list of mnemonics used to represent the

microspec functions. The last mnemonic (in each sub-field,

if more than one is used) is to be followed by a period, not

a comma

.

21

Page 46: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 47: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

(3) 0^t_gut. The output is in form of punched

cards ready to be fed to the Table Generator.

b. The Table Generator

C) Purpose. Sets up tables to be used hy the

Assembler .

(2) ln£]±t. Input is in free-format 80-coluran

records, with different elements separated by commas, except

where otherwise noted. Blanks are always irrelevant. The

following data is required :

(a) one card with the number two in column

one ;

(b) number of fields in each ECM word,

followed by a comma;

(c) number of bits in each field, followed

by a comma;

(d) list of mnemonics used to represent the

input lines to MX. Each mnemonic is to be followed (after a

comna) by its corresponding binary code;

(e) list of mnemonics used to represent the

microspec functions, each mnemonic being followed (after a

comma) by its corresponding binary code.

(3) Output. Fortran DATA statements ready to

be inserted into the "Block Data" subprogram for use with

the Assembler.

c. The Assembler

O) P-UE-Eose. Converts statements of the form:

<label> : <address>,<select line>,<opcode>.

for example: 25 : 36 , SELOUT, DPSELOUT.

into bit patterns suitable to program a BCM.

(2) IHEMt. The first card must have the

number three in column one. For the program itself, input is

in free-format 80-column records. Comments can be

interspersed with (and even within) statements, provided

22

Page 48: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 49: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

they are enclosed between the signs "<" and ">" . The card

after the last in the program being assembled must have a

11*11 j n cclumn one.

(3) Output. Paper tape in a format suitable

to prograir a BOM.

23

Page 50: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 51: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

VI. IJELEMENTAT ION OF A MI CJOPRO GRAM MED INTE RFACE

This section is composed of two parts; part A cortains a

description of the procedure used to implement the

interface. In part B an example is given to illustrate and

clarify the procedure described in part A.

A. OVERVIEW

The following steps should be adopted in designing a

microprogrammed device using the hardware and software

presented in chapters IV and V :

Step 1. Make a flowchart representation of the fcehavior

of the device. This flowchart is to use the "fcinary

decision" and the "predefined process" boxes only.

Step 2. Count the number of distinct decision variables.

Call it b.

Step 3. Count the number of distinct predefined

processes. Call it n.

Step 4. Count the number of decision boxes. Call it p.

Step 5. Eetermine the number of fields (not bits) to be

used in microprogramming the ROM. The least number is three,

and will te greater if and only if more than one microspec

function has to be activated at the same time.

Step 6. Determine the number of bits in each field.

For the "next basic address" field it will te:

[log2

2p] - 1

24

Page 52: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 53: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

where [x] means the least integer not less than x.

For the "select field" the number of bits will be:

a = [ log m ]

2

For the "cpccde field" it will be [log n].2

Step 7. Choose the component to play the role of MX. It

will be a Data Selector/Multiplexer with at least "a" input

bits.

Step 8. Choose the component to play the role of DKX. It

will be a Decoder/Demultiplexer of capacity at least n to

2n .

Step 9. Design the hardware necessary tc implement the

microspec functions according to the specific needs of the

project.

Step 10. Run the Data Generator using as inputs:

a) number of fields in each ROM word, followed by a

comma;

b) number of bits in each field cf the ROM, each

followed ty a comma;

c) list of mnemonics used to represent the input

lines tc MX. Each mnemonic is to be followed by a comma,

except the last one, which shall be followed by a period;

d) list of mnemonics used to represent the microspec

functions. Each mnemonic is to be followed by a comma,

except the last one, which shall be followed by a period.

Step 11. Run the Table Generator using the output of the

Data Generator as its input.

Step 12. Insert the output of the Table Generator in

proper place within the "Block Data" subprogram for use with

the Assembler.

Step 13. Using the algorithm presented in Appendix B,

label the boxes of the flowchart.

Step 14. Using the algorithm presented in Appendix C,

write the microprogram and punch it.

25

Page 54: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 55: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Step 15. Run the Assembler using the microprogram as

input. The program is currently written in FORTRAN for a

XDS-9300 computer. To run the Assembler in ether computers

miner changes are necessary. As examples, the compiler may

not accept more than 20 continuation cards which reguires

breaking up the "DATA MEMORY" statement inside the "Block

Data" subprogram into smaller statements; the logical number

for the output unit (paper tape punch) was assumed to be

seven.

The output of the Assembler is a paper tape ready to be

fed to the MCS-8 PROM Programming System.

E. EXAMFIE

The I/O Interface for the System/360 will be used to

demonstrate the method just described. Figures 4 and 5

contain a blocK diagram of the complete circuit.

Frcm Figure 4 it can be seen that inputs to MX number

and 1 were reserved to implement unconditional jumps.

Inputs two thru six are outbound tags from the channel.

Input seven will be provided by the associated

microcomputer, naving the value of one whenever the

microcomputer , or the device attached to it, is busy. Inputs

nine and ten are provided by the hardware shown in Figure 5.

Input ten is tapped from the Status In line.

Figure 5 displays the executive part of the interface

hardware. Output line number zero for the DMX was reserved

to represent "no operation" to be performed. Lines one and

two respectively raise and drop the

"channel- initiated-seguence" line which is fed to MX in

Figure 4. The sguares with the letters R and D are latches

whose outputs switch to 1 when R (raise) is zero and tc zero

when D (drop) is zero.

Output lines three and four implement the SelOut

control. Lines five thru 13 control the multiplexing of

26

Page 56: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 57: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

CHSEQ, OCRADR,

data, status and address into Busln. At the same time,

lines six and seven, nine and ten and 12 and 13 implement

Serin, Adrln and Stain respectively.

Whenever the microcomputer wants tc send/receive

information to/from the channel, it will raise Eeqln, which

will be dropped by output line 16.

In the sample design which follows the "reset" and the

"disconnect" sequences (described respectively under

"Operational Out" and "Address Out" in chapter II) were not

considered. Ihe action to be taken in case of wrong parity

on the address byte was also omitted.

Step 1. Ihe flowchart will be as shown in Appendix A.

Step 2. The decision variables are: 0, 1, AEROUT,

SELOUT, SUPCUT, COMOUT, SEROUT, CUBUSS,

STAIN; therefore m = 11.

Step 3. The predefined processes are

DCHSEQ, PSEIOUT, DPSELOUT, DATABOSIN,

STAEUSIN, DSTAIN, STAIN, ADRBUSIN, DADFIN,

DCPIIN, EBEQIN, TSTADR. Therefore n = 18.

Step 4. There are 20 decision boxes, thus p = 20.

Step 5. Three fields only will be used, as there is no

need for simultaneous execution of microspec functions.

Step 6. Number of bits in "next basic address field":

[log 2 x 20] - 1=52

number of bits in "select field": a = [log 11] = 4

number of bits in "opcode field": [log 18] = 5

The size of ROM address space will be the number of

5possible "next basic addresses", 2 = 32, doubled (for the

two different states of the address bit from D6 , Figure 4)

;

a total of 64 words in this case. Each word shall have at

least 14 tits. Intel's 1702A has 256 words, eight bits per

word, and is reprogrammable. Connecting two of them as in

figure 6 a 256 word, 16 bits per word, store is obtained.

NO OP,

DSERIN

,

ADRIN,

CHSEQ,

SERIN,

CPLIN,

27

Page 58: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 59: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Step 7. MX will have four inputs; Signetics N7H150 is

suitable

.

Step 8. DMX has 32 outputs; since no decoder is

available with so many outputs, two Signetics N74154's will

be used, connected as in Figure 7. Bit ex ROM will act as

"chip selector".

Step 9. There are eight microspec functions of the form:

"Baise/Drcp line ", namely, CHSEO/DCHSEQ,

PSELOUT/DPSELOUT, STAIN/DST AIM, SERIN/DSERIN , ADR IN/DADHI.H ,

OPLIN/DOPLIN, DREQIN, TSTADR.

The logic circuit to perform this operation will have

two inputs (Raise and Drop, or R and D) and one output. The

inputs should be level-triggered by the low signal, as this

is the output available from DMX. Therefore, the

corresponding truth table is as depicted in Figure 3a;

Figure 8b shows one possible implementation.

For the three functions which deal with Busln

(DATABUSIN, STABUSIN, ADRBUSIN) a set of eight AND-OB gates

working as a multiplexer will suffice. The data and status

bytes will be provided by the microcomputer, while the

address byte will come directly from BusOut.

The address of an I/O device can be any eight-bit

pattern. The address checking function (TSTADR) will have

eight inputs, to be fed by BusOut. It is necessary to have

some switching capability in order to select, at

installation time, the range for valid addresses. The output

is one line (OURADR) , which will have the value one whenever

the input address is within range. Figure 9 shews the

logical circuit to perform the function. The switch S will

be in position one for those bits which must be one fcr the

address to be accepted, in position two for those bits which

must be zero, and in position three for those bits which are

irrelevant.

Step 10. The input to the Data Generator is displayed in

Figure 10a, whereas part b of the same figure shows the

output obtained.

28

Page 60: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 61: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Step 11. The output of the Table Generator is displayed

in Figure 1 1

.

Step 12. The output of the Table Generator is inserted

in the "Block Data" subprogram.

Step 13. The flowchart of Appendix A was numbered using

the algorithm described in the previous section.

Step 14. The resulting microprogram is listed in Figure

12.

Step 15. Using the input shown in Figure 12 to run the

Assembler, the output will be a paper tape ready to

microprogram the BOM.

29

Page 62: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 63: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

VII. CONCLUSION

This thesis dealt with the design cf a

microprogrammed I/O interface to be used in a communications

network at the Naval Postgraduate School.

A lasic hardware approach suitable to most

microprogrammed sequential applications was described along

with an assembler- level language for microprogramming.

The fact that it was possible to devise an algorithm to

write the AIMIC microprogram suggests that it might be

feasible tc improve the software package to the point where

the flowchart itself, and not the program, would be used as

input to the system; the flowchart, as used here, can be

represented by some sort of binary tree.

In order to implement and test the interface it is

necessary tc incorporate in this design the hardware and

also the microinstructions needed to handle the' exchange of

infcrmaticn between the device and the microcomputer.

30

Page 64: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 65: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

APPENDIX A

This appendix contains the flowchart used to implement

the I/O interface between the System/360 channel and the

device described in this thesis. It was obtained from

Appendix C of Ref. 1 by eliminating all boxes "under

responsibility of the channel" and by adding ethers

necessary tc specify operations to be performed by the

device.

As to the mnemonics used, the following general rules

apply :

a) the name of a line inside a decision box means: "Is

the line up?";

b) the name of a line inside a process box means: "Raise

line"

;

c) the name of a line inside a process box when preceded

by the letter "D" means "Drop line".

The lines are :

ADRBUSIN-Address byte to Busln

ABRIN-Address In

ADROUT - Address Out

CHSEQ- Channel -Initiated- Sequence

COMOUI - Command Out

DATAEUSIN-Data byte to Bus In

OPLIN-Operational In

PSELCUT - Propagate Select Out

REQIN-Request In

SEIOUT -Select Out

SERIN-Service In

SEROUT - Service Out

STABUSIH-Status byte to Busln

STAIN-Status In

SUPOUT - Suppress Out

31

Page 66: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 67: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

A channel-initiatedC32.ec+icn sentiencehas been initiated

The address onBusOut is withinrange of., this C U

32

Page 68: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 69: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

NO

V

33

Page 70: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 71: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

STA IN

^7

4*

YES

4-9

A 'CU Busy Sequence'takes place

34

Page 72: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 73: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

VOPLIN

7 / 44

. The CU responds to thechannel "by sending the

ADRBUSIN

8/46

address to Busln

y10

YES QADR(

NO

ADR IN

10

-lITT ^<wNO rCCM12

YES 13 The CU processes

rhthe command onBus Out

35

Page 74: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 75: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Q

This selectionsequence wasaborted

36

Page 76: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 77: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

YES

21 Transferinitialstatusbvte

$

38

Page 78: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 79: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

o

Status

D STA IN

30

NO

24

YES

27

Note 1.

Data, if inbound,

was accepted.

Data, if outbound,

was on Bus Out.

The control unit

processes any-

outbound data.

26 STOP

NO

22

D OPLIN

28 / 3^

*

39

Page 80: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 81: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

APPENDIX B

BEGININTEGER I ;

RECORD PGINTERC INTEGER LAST; REFERENC E( PCTNTER JNEXT )

;

REFERENCE(POINTER) TOP;

COMMENT : SET YOURSELF AT 'START' BOX ;

I := ; TCP := NULL ;

TAKE NEXT BOXIF RECTANGULARTHEN BEGIN

L^BEL ITI := I +GO TO AEND

ELSE BEGINIF ALREADYTHEN BEGIN

WITHl ;

VISITED

YOURSELF ATTO LAST(TOP)

ELSE

END;

IF TOP = NULLTHEN GO TC STOPELSE BEGIN

COMMENT : SETCORRESPONDINGTAKE NEXT BOX ;

IF RECTANGULARTHEN BEGIN

LABEL IT WITH LAST(TOP)TOP := NEXT(TOP) ;

GC TO AEND

ELSE GO TO CEND

ENDBEGINIF I IS ODD THEN I := I + 1 ;

LABEL 'NO' BRANCH WITH I ;

LABEL 'YES' BRANCH WITH I + 1 ;

I := I + 2 ;

GO TO BEND

'YES' BRANCH

kQ

Page 82: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 83: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

TCP := POINTER (LABELTAKE BOX CONNECTED TCIF RECTANGULARTHEN BEGIN

OF 'YES 1 BRANCH,•NO' BRANCH ;

TOP)

LABEL ITGO TG AEND

ELSE BEGINIF ALREADYTHEN BEGIN

WITH I - 2

VISITED

ELSE

END

IF TOP = NULLTHEN GO TC STOPE L S t. BEGIN

COMMENT : SET YOURSELF AT 'YES'BRANCH CORRESPONDING TC LAST (top)TAKE NEXT BOX;IF RECTANGULARThEN BEGIN

LABEL IT WITH LAST(TOP) ;

TCP := NEXT(TCP) ;

GO TC A

ENDBEGINIF I I

LABELLABELI := I

GO TOEND

ELSEEND

ENDGO TO

S ODD THEN I

•NO' BRANCH'YES' BRANCH+ 2 ;

B

:= I +wITH I

KITH I + 1

STOP

TCP := NEXT (TOP J ;

IF ALREADY VISITEDTHEN BEGIN

COMMENT : SET Y n URSELF AT 'YES'BRANCH CORRESPONDING TO LAST(TCP)TOP := NEXT(TOP);GO TC AEND;

IF I IS OLD THEN I := I + 1 ;

LABEL 'NO' BRANCH WITH I ;

LABEL 'YES' BRANCH WITH I + 1 ;

I := I + 2 ;

GO TC B ;

: END.

41

Page 84: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 85: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

APPENDIX C

In order to write an ALMIC statement, all that is needed

is to write the address nuaber followed by a colon and then:

a) for the "next address" field:

1) find the lacel in the flowchart corresponding to

the desired address;

2) the next address is the label of the next bcx if

it is a process box or the label of the "no" branch

otherwise

.

b) for the "select" field :

1) find the label in the flowchart corresponding to

the desired address;

2) if the next box is a decision box, use its

contents as "select" field;

3) if the next box is an even numbered process box,

use zero; otherwise use 1 for "select" field.

c) fcr the "opcode" field :

1) find the label in the flowchart corresponding to

the desired address.

2) if it belongs to a process box use its contents as

"opcode" ; otherwise leave blank.

k2

Page 86: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 87: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

ua>

-F3P,e xr»

ooo Mu 3V

•HE «H

S eo ou k«H CH

>H CCco cy a s£3 w <, Hm CO cc <£> K z> fcH

o o o CO

CM

QWCO'

I

I

I

I

I

=> =3 3 =) 3o o o o o °« 2 a. -J a:

LLl O Z) Ul Q

spoEh

CO

:=>

o<

ini—

»

i-H

co

CM

00

1^ X

to 2

in

CO

CM

</> o CO c/) <

L

QWCO

CDO

ino

QCOoCNJ

Q

in

CO

CM

o>

00

CO

CM

IU

o

o

o

0.

o

O<

<CMOrvi—

i

XCM

CM

in

ir>

e-

oas

CD

C

O

o

O

OJ-t

+>

coo

•H

*3

Page 88: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 89: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

w

oM(x,

o

Eh

2:

o>

00

2:

*"H ts t—

1

ri,Q Q

<;

— in

2 From Status Registerg in microcomputerw .

MINIM

MCO

OSQ

IT

From BusOut

CD

in

•z.

.OSWto

C

to

COIMIIIII

From Data Register03

< in microcomputerQ

CO !os

ftWWiJOD^

'alas

»p'O -P 2

O O HW 0)

CO

CD

OCD

CDPc

Q)

«Ho

PCO

A,

>•H-P

Ocu

xw

a)

2. O 0(X

4^

Page 90: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 91: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

CM

CO

in

ID

CO

Mm

Eh

EH

O

CM

CO

m

ID

00 o

i-H

o -

CMl-l

ftCO

i-H

CM<frt-i

COinfl

**<x>

t-4

in hs

CM

CO

in

'sO

CM

CO

in

to

CM

WSoen

o

O

co•H+>o

ccoo

onHCO

Sh

cd

Eh

CO cqvo

in

Eh V

Ph ?ft

h ;H

*5

Page 92: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 93: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

rH CNJ

O CJ3

CNJ

•e-

o

ocr

rH CM

-

<M

CO

<T

a>

OOd)

Q

o

co•H•PO<D

Ccoo

<D

CO

$-1

cd

5b•H

46

Page 94: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 95: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

RAISE (R)

DROP (D)

Q

(b)

R D Q Q+

Q+

X X X X

1 X X 1

1 X X 1

1 1 X X Q Q

(a)

Figure 8. Latch circuit for the Raise/Drop Line

function

47

Page 96: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 97: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

1

OURADR

Figure 9. Address-checking function

48

Page 98: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 99: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

OOCt'•> 30

a. cc<Q cr.\-

< QoOcc <t-3O •-

ZZ•« -<t-i

o c£QLU UJLU00 OOUCX Qo •»

2•» •"HZ

>- a:—OO lu_j3 00 0.CD QU3 QO *•a Z -

H- >-<2=3 00 >—

I

o 3_JC£ COO.LU <o00 t—

< •"

r> Qth- »—

i

3 <O HH5. 3coo oo _J

UJ2a« 10 •—

H Q-<3 OhO ooQ. Q3 H-oo 3 -

GZ•» -Jm

(- UJoO3 003o Q-CQ_J <UJ h-00 Ooo

UJ•«. 00

h- 1Z=3 o»-<O Oct:CC Qc-o << o

• UJ>f -Z<S)Z

r-^l-HX'-1

*• <K*J0Cin — Qooo -<z

.. OQro

—(—<—Ir-lr-1 P-liH —It/") CO—Ir—I—l—l—I—I.-I.-0 IDO—lO —iO—(O-icD CO •

OOOO-^—lr-H—lO J— •-' •"

.................. <ia.Z^inm—in^h-'.nroo oo>—

rHOvjrorti-rin^'-f <-j—i o o.

•.»•.•.»» ^O O—IUrHrHfHr-jr-IH 1 • 1 »- I lOQr-1—I—l—I—<—(—|—1|_ OOOHOHOrtOHD O —IOOOMHOQHHi'j OOi-iOOOOHHr-iHa; oo-h

v0vt<\IO<-0Ovr C\J>/) (— O—< cm corner lo^o jzo

^ Ohio..... » .. •„ « „ _irxOOOOOOOO—I UJQii

,_|—|—(—|—1—|—|—IO CO<.l—

I

OHOHOHO--I Q-Q-J rt:

OO—I —IOO—I—II— Q »-CL OOOOO—Ir-mhD »oo k•...•.•-•.•.». *o HO * <£

LTMri^-iQM^-LnrO'—iy hoh cr:

r-KMc\jr(i«3-Ln-JJO o—io lu

O OO-i if,.....».»««.•..... oo—< ujooooooooo ooo o,-IHHHHHH'HO l-> rOOHOHO-IOHH i.ZO <zOOr-IHOOHHO h->~< •—

OOOOi—ii-Hi—ir-i«. 3coz <t.............. „|_ >, Q-tr\jocoo<t-c\jor) _jcq<—•C\JC\jmsl-'-n*0O LUOil— UJ

Q- WJW X*•.••>•.•••> O •0_<3 — I——(—!—!,_(—l—l—i—i^O «0 CO

OOOOOOOO »HOHO • w zOHOHOHQ-l-lOHHr-IH Ooo^hco-h-i^ioh-io or!

OOOOHrHHHO »-0000 U_*..,......... ozoooo

rOr-»cr>r~-La(Or-io> h-iooo—i t—.-I'-KMrOsl-LOu'M—<00 «-0 3

31— • -i?:o o-•*»••*•*•••••.LO OOO IiT

'—' H*

r—4<—•—I r—4.—t —t .—(—H 1 ».UJ>-i<:iX IDOOCOOOOCUJHi/)ai-Q CJO^OHO^OrJO)OTUjU0< "^OO-ihOOhh .OOi/lDI- OOOOOrlrlHi-IOHQ «O0 t—•- t^, •*• t» *. •* • ..r-4 *-0»—IH-

t\jo co vO <f(\JO oo oq: —i—i<-h •• t——I—<c\|rn^Lf\inOClO—IOO ID

<oo--io Q-•.«»•.„»« hioOOO z00000000330000 <-•

ooooooooohooohO—tO>—lOHO-lul o •> ••oOO—<--40O'-i'^00 'ZZO •

0000>—I—IrH—KOO"—'»-i •" O»»«»»> OUJ<XOOZ r-«

—I CJNf- LO (-T) —t CM^ ^H—I oo UJ3 '-,

•• i-<c\jm^vfLno ••Xoocoey lu

Is- oooq<lu a:

.............. OLU *4_ QU 3OOOOOOOO •-ooo-<ooQ ovfOOOOOOOO—<J_00 •» >-h

O—lOHQ-tOr-1 t-OO^O—• LLOO—•—IOO—<—IO OO—l—

I

LOOOOO --\—I i-lrHO ^HOOO —

I

.............. .-o—too—i—*

OCO-O -TiMOtO-OOi-IOOOOm —ir\jrnNj-vj-Ln -o - oo

(M O "020

i+9

Page 100: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 101: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

u^^Osj-OsOO^Otf\o^oo^rsioo^fNjo^Qo"io--fj-(^'--ivt-r--j^i-^u^'x^vj-i-iLri>j-tj^^iooL'~>r-<^

CM c\J C\J t\| (M <M

r-ICMi-4(\Jl-l'(Mr-l. (NJiHCM

oin^<-tn^Lnc\jininr^c\iLn^^<Njooc\jc\jt^>TC\]c\ji^r^c^c^sr^c<)(^>r^^o •-(•-i'-<cr>^-i(\if-ii-Hr>-uO'-ip~t^-or-r-i>~cDis-—tr— or—

r

—r— od<—ir—tr— >»j<—i-^r—co.—ir— r^or— •—»r~ror—

i

— r^

^<J- r-l --l<Mr-tM^-|C\|r-|CMrHO

oo

3:0 i^-^r^i^^H(^r-ir-<^-i(^-rnr--ir-i^^-ifv-i--r-rn(s-f-ir~r-ir~-is~r~-rr)'-His--ii—i»-ii-tr*-fO»-ih-r«-r-ir-tHr~for,-r-i

h- in Lnirvtf\ir\inr^coir\inr^iriinu^r^OTr^r-r^inr~tnr-cof^r-F»ininr^r^rau^inr^Q (Mr-l<\|:t-i'CM-r-l'c\|(-4CMi-l

(_>^^..^^^^\<o^^co^c\j,^i^^.^r^r^c^r^^r^.^r^r^r^o^r^f^i^.^r^r^r^aN .^r^r^^t^i^^

I— i_ in in cm inm inm inm r- r- r— r- in r-m r- p- r— r~ r- in r- in p-m r~ p» in [*- r- lam in r— r-mr-r-mr-r-r— p-p-ll_l/)LU ,-t r-l r-l r-l i-l rH

<<<l-(-H-

QQO

50

Page 102: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 103: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

ir\l^r^f^inincr*c\isOrMf^vOina3r^inu^ina3ininr^tn.^ajr~inr<iLn^i^r^in^^^r-covOvO^riO"—i—i -4" -4" mm rn ifiN ian mro

ir-r-vo or.

<LU^.

rfir-iO>0'^<fa>>ofvo , ir»r-imoiv"-'>r -4-in-4-cou">Nrtnovr <-o^nT ajininoovrin-o>~iNj-co lu>Of^^r^cor^NO^<NjrM^r^i^r~c\jo^ij^r^.^co^i^cor~^^rH.^vj-^^>r^f^^ —J

eg r-i oor~^H r^-vO -4- vOi"\i ro r-<\i r— •—• mm inrn r- <h-

UJXK-

iriCT>--iOvONt -4-c^^oinco o>i,^cvi^o^^o^i-»!3oro«a, invO'Hc\ii*-tninc\iininojin<7>inin o or^oor^r^r^moomi^r^m<j>r^r^oommmm.^r~c^^m^vor^^ommc\jr^m4-u>m u.

cm i-h r~[^--4-mm i-i -4" r-m tnr~- som oo <£>o inr-

l-r>a.

tHr^»^f^[^'^^^-^mrNjrasQC>og.^.^rH.^oj^.^oot^'^C\Ji^rHOOt^^cc^^C^in r- in I

s- r- in in in in ct> cmom oo <n r—m inm r-i u^ in -o in in —< in in r- co r- ino in moinr-ini—imr~aovom-4-coh» -j-vO xoim -4- r-—< m ror-i •4

-

o

LUor

51

Page 104: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 105: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

• »

: 2, SELGUT ,DPSELCUT '.

1 : 38, , TSTADR2 : 0, ADRCUT ,

3 J 4, oUPCUT4 6, Idreqin !

5 37, 1 ,

6 : 7, 1 , OChSEQ '.

7 : 8, P L I

N

8 : 10, ADRGUT ,,ADRBUSIN .

10 : 12, CCMOUT , ADRIN12 • 12, CCMCUT ,

13 : 14, CHSEQ , DADRIN '.

14 It, CCMCUT ,DAT4BUSIN .

15 : 16, COM CUT , STA6USIN .

16 18, SERCU T

17 • 16, COM OUT18 : 20, CHSEQIS : 18, SERCUT20 : 22, CCMOUT ,'serin '.

22 : 24, SERCUT ,

23 32, STAIN24 22, CCMCUT ,

25 • 26, STAIN26 . 28, S EL CUT ,Idserin '.

27 • 30, ,

28 : 0, A OR OUT ,, DO PL IN29 0, ADROUT, ,

30 . 28, SELCUT ,Idstain '.

32 . 28, SELCUT , D S E R 1

N

33 34, SELCUT , DSTAIN34 : 0, A OR CUT DCPLIN35 : 34, SELCUT ,

36 : 22, CCMCUT ,

37 : 0, ADRCUT , PSELGUT '.

40 , ADRCUT rPSELOUT41 . 42, SELCUT42 : 42, SELCUT43 • 44, CUBUSY44 : 46, ICPLIN45 : 47, 1 rSTABUSIN .

46 1C, ADRCUT ,ADRBUSIN .

47 : 48, SELCUT , S T A I

N

48 : 5G, ADRCUT ,DSTAIN49 . 48, SELOUT50 : 0, ADRCUT ,

51*

: 5C, ADRCUT

FIGURE 12. THE MICROPROGRAM FOR THE INTERFACE

52

Page 106: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 107: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

u

COLU>H-coz:LUZ <

CO COLU l-c_Di—<LULU <.zX«H2 • QmH-CLI---LU a

LUU-lLj (X2 OC CDO LUCJ- o IOLUO f-O •

ViOCZ-J <Q;>:<.-.< O co -J" lo -O r~vor^ cooc^imco O in r~ co cf<r az lu .-< .—i rH .—i ,—i cm cm cm im ,-o ro ro co —i ojm r— r-- ro .'O •£> c\j cmo ._icr. <or coo. a: U CNJ CM CM CM CM C\| CM CM CM CM C\J CM *M LT> r-t r- LT r- U"•!** LP i-H 0> iH _JLUl_>(JOKILU <i_ii_juj2:i— l_)OJI—

on- ^ i.ioUL.CJU1'-' ^ tn vu r^ c» a^ rg (vi >x ui \u r^ to u^ cu lu cq i—i cjo lu (_>o lj cd J-luo:<.x ujQQQDQ'-uLuujuJLuujLuujLfM^vr -o-^m^rvor-invo uw-1

_JCr \— LU X i-ioOlL

_l< X x<<X^I- ^ LU

0»-h LUXQ CX orxt-ZJ2Z < aJH

UJO<. x2ua.<Jecwt-o>3:x>-N» u .v>-»— A I•• «• •- > -z.

—<_) U "LiO1— LUCO ecu<lcoo: a a-JO LU unsOr^ooc^o^HrMo ,ivtLavO^-rOOs O'-lCMrri-J-Ln^Dlv-oo a;<rj-mjt- (jCMCMCMcMCMfOcocococororvuOrOoOvt- <f-Nl--r<J--t-T*t<r <l_lLUo_x_ilj <_> l-o:MJCD-I 1—

<

X^ <a: _ioroi<Zh< a.uuujStM X SLsZQJ

•xio I-hLUSx toeiz)oclui—~ z •

ujq h- o o^(Mc^^in^r>~ac)c^rri«rLn<)r~coc7>Or^c>Oi~iCM LOLU COKO «o LU -d" -J" -T -J" -T <T <" "J

- 4- -4- <T LT> C7> cr 0> CP 0> CPO OO r-l i-H—

1

l~i_JLU LUUOWQ- Q vO CM CM CM CM CM CM CM CM CM CMH —< r-l —l r-l ,-1 r-i CM CM CM CM CM CM COX _i< 0C(- S.<IH co H-

1

aroiLLO <K < •»

<.<C0O a ll t-H «*»

i^j:n XOO <-i CM CO -J" LOO r- CO CT> iH CM CO vf in vD Is- CO 9> f-^ CM CO «J- OLUO a: m

ODDI- UJ-J-U.U.U.ILU.LLU-U.U.U.UOOOUOOOODQQD ax <i »—

«

yz3 X CJ-t—LU > •»

U->-< O- Q- D — cmz a>zat-arz 1£ »_1 LU o—. lu oro^-"

a:uj>-< 2 zci< M 1— 0--I «-C>CM-UC^<UJ<H5- cx< |-<LJ> i—i i-i,-ii-ii-tt— u>z s;COQ-UJ <_i <H _J 2 •.—— <O^LU LO< t—i x coo r-i cm ro >j-m >o r» coo<&oa lu llox *-* —>m -js S<LU < miAH Q CD <LU<Z< o Ctl 1—4 «-<o o o

-•3 LULUI— H- —IQ5.I- _lt— _II IQ.

O.UJ 1— 12 i—i _i<a.cx _i _i _icjcjl_l to ->-(_> 1— LUCJ k: <lUJIJ(j<lO<5U<ll-2LL30U<1 i_> O «h cm 'Ovrm >or- coo^o<-i cm co -t

O r-i cm co -4" in vO r— co cr> <-< —t —< t-i r-i .—t •-> .-i •-< r-i cm cm c\j cm cmr-1

Ol- -* O Qt U.OOOO U) l_J CO LU

O --< (M rOCT>

o tr

OOOOOOOOOOCJ^OOOUOOOUO<_>01_>0000000000000

53

Page 108: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 109: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

—«lo—i cc-X -X LU

cc:—i •••—i i—

X »-X •> LL—llX—I <X ^x<—I

I^ I-

X «-X Xi-HCjf-J (J3X »-X •-<

JL »-X •

X »-X LUX CO—1--.^ K(- X -x - a:Q > Q- —io-< LLi

-< t-« CD »X »-X LO

LL Z X »X » t-i

» « Q. JL »--L LU

Q. 1X1 vUHVH CD

X—-O 1-1 X «-X »>—isOH- HSH Q-J—<2" » i.X .-X _Ji— ^^lij !» in—1 •-1 3_jh-5:x o x -x oOct. o—(M i-«_j—t x< •-.<£: -j-—< s «-x ~x 00•I— t— _j><J— vO vj"-1 II —

uwl'ci>-.j. -v x »-x •- ex.

UJ'-HCQ2;2'LL X r-tstr-t (_)

cc 2: O O -X -X t-(~ «-LU aiaD SI Z- rO—n#>—< <_?—5>-t-o •-< r> x »x •> ccOO 2:0 _J Q- —1-5-H UJ

—I •-. 1— Z »x «-x z•.w-»a? »• 13 CM—ir~g—

1

LU0- OQ- • o •• X -T. - OOJXO^-OO \ hmH ^l_>(—O LOCO • vO "X "X LU

OfSJ «-C\J>-» O >v S _<rH>-,-| _j oH-Q-IHOUJ ,-1 I— >*X «-X CDu_x><iZLLt-a: cu 21 hih < #llu_q:lu<x;3i-ii— >* mi -x. -X. t—Z> O(Xu?C0aCO CX—10—IX—i oCD SZHwZOMl- OL X -X - LU OOLLLU f-H CO\Z#^0-H X Ozs:n vs\o«>t *x «-x i— cm

• I ^Ct2LU0O CM ••-O —IS—

1

2^.^.»-h'-/5JJh-iM V. •.^.^IflX "-X »• LL • \<OQZZU.IW LO (\J —I LL i-H Oho:LLi.3<a.UUUSWNSSl »-X Z >

<(— ZLULJa:i3<iLu uj.-ihDzz^>'-i I— lu ex.

t-o >-i s: >~>h-ea^: ex: ex. ^~—<<.<.<. -x •• 32: o<i ^v.\^^^vV.H-Q.cDLua.a:Lu—is 0.2: 2:da DfflZttt-l—L >-X 1—0 LUIDZZZZZZZOO Zt-.0-H_j-* z>o 2:^oooooooo »-x aO LU Z: 2: 51 5" 2- 21 2: <5< <1 <I< <O -^ «-S '/) <

Uk— liiJ^iil-l-l-l-t-l-I -X LUh-i f-Q—I^ULJ(_ILJUIULJ<l<l<l<l<t<l—II— —<X XX <.i£BhuOUOUUUQQCUQQ "X *•-* I— I— OJU

0000

54

Page 110: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 111: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

_lCO<HUJX

00 H-Qo: a<i H-o

• e>(- LU • Q zx Q. O _l —IQ. > • • a- LU oZ H- X o t—

l

-^ zi—

LUXO.LJ

oz cc

Q:s LL o

t-4

oCL

LU Z>Z X o _l X X COX LUI— X> a. 3 LU o t_> v> LU

«£. 1- _J c_ a i—

l

< <l —

.

ULi—* o «-z ex X LL LU LU i—

"

or

< o oz < o >_• us: z

>—

1

<LU-Jf-

O <LU

Xo z

1—

1

z X oDC (X -uz LU < Q LU

o < s:o>-« X z LU OO 00 *~i a •

h- Q. rxct H- —

<

a *-. 1- -x oo< LU o a z _) o 1—

1

LL o_ia. ex. <_> »-Z Z J~l *—

1

•*• LU rH 33 JJLU a. <i—

.

o Q s l—

t

LU>-«

Z (M •-« _l oo LL •_• LL • LL(M XLLLU 00 •rno— uO X LU h- z > LL Z 1

— —

<

h-(J o. >— <s0 i—

i

u l-H i—

<

z LL Z LL r-t X_j ZSWH z LL aj •» u CJ LJ •» •* •> O l-oo

<I LU OJii-.- (— 3 I—

I

o *-«. I—Ir-ICO z XOOz H X oozx 3 —.CL LL LL. CC (MrH cc — >1- X CVlUUJ < O H Q. .-HZ o O II II LU 1 LU II H- CL l-(Xo Q LU <"vO b- 2D •" cr, X^l z JQH- Z X (-•-< X •* ». a: 0C *—1 z-< s: 00 s: •-•u^ C_)Q< t-< H-v.^-3 a -l-O LU UJ <>—IJJ X) -l^t X) ZQlilO <Q t- 5 ZLL w cc —

«

co Oo^X y •V z r^JO<3>w ax> nXX z ••—J >. 5T 2: O00XZ h- •• OOO-Z-j ^o

LU o • SOU a h-f^i-HLU 3 W x >* h-f-l LU DH LU NT HiLU o.*-1

Z a cc LL<mZ wL- z Z> z _IQh X a— X _I_JI- 1— OO»-> CDU \^o 3: II II o>-< <^ -K-iZ 1— ZQ t- -l-JZn LU<t- Di- «: -. O <<X LU UO LU 0<30 o< o<<oty h-03z> oo< LUZZoO z hIO.2 X 00O X QUU.U f- OQ. h- oooos <o ex ooaz ZO h- l- 3 X ctt—cc 00 LU LU s >_: LU 5: •-"Z-J-l —1 II Q. _l_l CL _l LUXUJ >-<Z H 5Z2-i. i_i 1X3-JJ h- _J 1— 1— —I_J H _l ZLU~> XLU *£(_>(_>-< Q- U.Q-<1< uu <IU- LU X <I<1 3 <I lu^:t/7 h-O •-iOLJO LL zzuu o oz O

oo

o 1_>LJ a O1

i

o-

OUOUOOUU OOO U<~}<~) OOO OOO DUO ooo

55

Page 112: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 113: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

oCD

r>U-h-

t_l

O<LU —Q <\J

Ol_> —

CM HH

LU^ in

x o<r— DC Q X

o <r oj •• i-i o or-i z: u. -» s:-*3c o i£— O LU Z .-t D—IU. 3

Ml- — O O 'Q-

>—i —i

•• •»<_)*•• rnr-12:-~ -J O Z •» CM 00 r-K«^r-« —. •—• (J-^i_i (J .J- -J-«* »00

^ fli-13 .-tot t—

tl | •> LU-4-"--

+ | LL — Q. Z • —4 «•!— Z "—I— •• -~zl t. .-z o ^r .-i 2:-"-4Z) •—loj^2 oo »-co • wo •• s: —zws;— o«-i — t—— LL <t ^^'-| J^O UJ D<_Jn'Q2 UJQi-iUJiz ^ w _ z r-i .-koocku + cl<icx3H-~" •• J— »-l— • «--J 2. O 0-l/)OLL.O_0 >-Q-3:ZO* —I D-<D t-r-ILU <fOO < *-t~ -*Mit -NO-OH-J-h x I- —l-J —J-J—l «— —l_J(—IS Q ZQZ «Q>-< O II I—I II —• I —I II —1—121u_cm ro< >vo<o+ <nc <. a o<< <<r< u_<<Q

Q. OQ.O "-"D-IS LU Qi-'dOO -30LJlO>-"-'000II II OO —i >—

h-_J • I —I «~_J_J Q O-S^; II I II I I —I M -J_J <. UQLL,*-" CJ«5 <1<3.<1 U.<3.<1 LU t—<HZ-l'-|OU",'UOO |-|nUU QL <jOLU

Vj-O lOr-H CM f-t

o

> KJ>KJKJ>

56

Page 114: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 115: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

\D «- 1—

1

f<"lG UL

C\J

»• X(T* •» oC\|>3- <.

Q- m UJ

CQ •t

U z»> .-1

a. uLL •k UJ

3 a > 0> zco CO >-< «* *—

1

a a o <lz •» (-

•» •» <-< *s2". a. »•

X CO O- •» •• uO M C_> — -JT~o H- ^0<Mr-l 00< s: r-t 1—

— LUUJ -^ «k •> —t

, •* oxs:cl t— sOlO CQz z NO > iX'-irgM UJ rH^ +- < LL<t -J ~Xt- !—•>•> u2- o u_a u » (/>«fro LLZCCZ >-N(^ cc

C <I X 5"UJ •4- UJ

o co »-uj_i5: •» •» COH •» OhSOM—»l-l » s:< UJ Z O—l-O r-( Xa: O- ».—» »-<H— «-H »-r<^ ^UJ > QC— 3— <\J

z t- -»ClO -C r-l • 3UJ ozo— X CT> zo •• CO o<nj »•h- -c\j <

X SI •»• "(MrtHJQr-lUJ h- •-< LLO— W LLI —<m oO_j Q _j-»LL<l>-Xa:;2 r\i QCO i-i i— sj-rjujct xi— u- •—*•>» _J

< 3 DfO'illxOUD OvJ UJI- u_>a ~»-z s:ua ••i-( •CT' —

*

cc 2 : (3 jj< U- i-i«J- LLLU -Ci «-ooss5: v.2 •'f^

z 0oO51a:i— s.'jj in LLUJ 00 LUI— LUt-'S^^JSr-t »-.-l oo 5. O.DllZCDWDVO

HKHOU-DSUUU-OCI CLUJ Xujz) x>ljuj<luzi/> cr> UJz OOOZOJmJ.sk 1—1 5^ ^f—

cot-t U\^^ "v^l-O sy- CfCtOCi-i Z 3W XX> UJOIUJi^T-ZZOZZO -1 zo o'Jozoorsc! O »fOCL ujajujuj^-srssii: X<lO> QCO t- h(-j;25:s:us z^^- • <Zi z^zhi-jcc uao< m lUIS) Ml

"-iQOOO OOQ <-» a.•-<f\)

oLU<-J

XQCJctQ_

LUCO

a

LU

<_>

oz

z-» a.

—>t <r -- jj

stm ro X cfrn I— a:

- - o o

O LLO OS! '-^•-, LOLL •• —

i <LL w. CM •- (\JZf<"iCJ'-< — LLZ> -LL |(J X(/1Z

Z O «-Z •• - CJ HC <"0 C5-< •—"00 Z X> ••

i-( O 2:c0 •—.— 00 i-IU-4- —X O- ^H— i— s: co •-'.-i 5: ii ~-z i-ia z

n ii voXi— I t— \— - z •-' ii

O^ •- t-DM3 «^-i •, •

-•Z—• • O ff'XO OO- O •• —iQ —i<t-iLU ^-4 H^^- v0*iLdQLUN}-O <_l

~OL)"3 iH ••"- CO »<X •» CDUJ r-i

5"OOOXZ »-_.r-4h- «-i-4n}-o C-Z _J LU"-1 O«^4- H-'-i r~l>~^ "-^i-lr-l—» t-« »-ir-IUJ _IU- vf

Z>0_JQt- -S^O^-'S _J-~ II 1

O<Z —I--.Z II II QoiCt-ZClQiX —I J2Q" _J>-OOCKJSCJ <lOOO<<.CjC"<I.LL<lL3<Cr: _IC0 OWOOOHUh IaU.lLuaC-li.QU'-|OU(12 < Q

ZU Q—l II wZJJJJJ-J-J _J—i Q—

I

-J QtX-i—l-J-J—I—l-J -J—I <LU<U_ O-Q.^. <<1<<<1<I <<. LU>-!

OZ ZZUUUUUUU U<~> CtLL

O <JCMo oo

57

Page 116: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 117: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

00 00

(X

I- <I

00 XI-

o

oo •

i-i oH- LJJ

QDC Oo O

oocc

LU

_) H- 1- 5. 2l00 a • Z ID 3< i*: ZQ LU t* O O1-

c\j LU LU 2 >-O<

o<

UJ O0 •» —

t

r—l _l LU a: • •-4

X LU *: - • Li. O LU _J Q ^ LU o m*

1- CL K » <t o s: y- a •J- \-

CL o 1— o Ui o LU c o o aULI H- o — -HOG <.s: *—* < ^ CO o • 33

OC o o f-l s LU o X - 5: c - s:LU CO •N

II LU • ooo: 1— H-•k ^lU o (- >- ^Tlu

X 51 1- \~ 5: 1— zee 1- z 5; z cc x3 LU Z> a -)w z •-•3 a LL. o ^ *-w 1—

1

O o rH ^^»s: Q. C0-~ 1— LU LU <.o o o CO .-IH-LU Q o X i-l 1— LU •

z 2 s:*-1inzizi 5- t- s: h- rsr) 2* LU1 3=> -

o ii i—

i

LU—oaz LU ZLU —

»

X LU z ii cl;z O ~ s: ii a^ i-1—

t

:sx<j- hh _l OX ro h- s: LU »—i Cl m _ z >-> a1- «•*» > — l-O-lt- LU 2: Oh- O — z rH-3_l|— oo z LU~7_J|- << -* t— l-Q _JZ < • 21 t- IU JZ LU < • o _l -JZ LU i—o w a. z>~0<Q H- o t-CL O LU r> _J I <\j<o (X uo t— oro<ahD OOo 1- s: asooo X O0 DO LU _l CL LU OOO cf O0LU z OOOO z H-<

-1 CC LU LL LU O.LL • H<t- o • —i <<J- 'o*-> -< _J Z _J z LU _J LU LUO o _1 O 1h-t-

LU h- LU _l II —1 -•00 LU X _l X _l _JLU i— II z a.

X 00 X < LU < •—4 CL h- < H- oo LU <Q_ —

4

a i30 zK M t- <_>*: X o LU > o OQ X o> :^a iOO 3

h- XLU H- LU LU < 1— H UJ aLU LU h-a: -» a: ac •w at> ^ (- LU O o II 1- O ;s< <. LU LLX LL t- 1— IXJ LU h- C"j

oo s.

inoo

O

ooo

m|- i—

i

OO 00 a:

<MO4"

O

o »—

*

oo

moo

oooo ooo OOO OOOO OOO OOO OOO LJ{^)U ooo

58

Page 118: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 119: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

— o o

ro ^» —» ro —

»

•-cm ~» 1-1 «-rr> ^»

». QC «0 • (X U"\ vj-

•>** < o * «-^ o—<«—

< h- Is- Q-» O ~« —|nO 51 D CJ— —

i/) h-X Ox + UJ h- HI X»• •> -< o o -to • •• s: o o

-sz: -4- oh a.——« >-i hq. ~5T5;Q o a.—— ^o.v0(— h- 1 cd — zm.-i in 2 ot— 1— z 1-1 —» -»zinH 233 -CO 3D I S"OC(\J «•

••OU •" "^OOvO » • * 00 "-O* •> • i-OCS •> •—••4"\0 •- •- • s —

CNJ^ »-i-)>-l I— »-l—_J • •• «•(— •_) (X »-i—Ir-iCJ H- •<-t(— _!•••• •»_!

r— r— <—1~—— ZD Mj'iJHH i-O—UJ O _|wwCG Z)r-4t—— —ILUr-^i-l rHLU—5:2: o—<i— >-- »i—~—- wQwf_ 5: -z.ij: c o .1——^ «-(—

11 11 00: or z. oq t-ioa C2QM oj oc£cruj 2:+ «q t-«OQ dm<OQ Q+ •<D.a:<<vO<Lj<(x i- <t.(Dom o -stQ-CL^K < aL

OSZO-U-LL O acDSaQ. CLI-JCLIS - O.LLLL O Maffl2^CL<f0.22LLIr-l r-l HM QO II 1-1 l-H O O*0C_J_J_l_j _J — —1-^—I I il— I I—I I Q- —

I I I _J 1 l-JJC-JJDI— I— I—I —I H —> II IJ 1 —

I

i I I—I —

1

I 2. -J-J-IJ- II _J II U I _i_' —II— —i_JH-QZ2~S3<11.<. < <U-<.<< U<<5.<< 3 <3<<Ti-t <l <lLi.<;<I<(_l<l<IUJ^:QQUUU |-'UM '-| ,-|UOUOaOuO Q OOU-lwiji-ir-OrHOUiJUOOaLU

-o r~ -J- in00 0000 0000 00000

59

Page 120: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 121: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

LU

*•

X1—

_

3 l-< -

U.

o>t

CL• en— <

C\l LUQ OCL MZ2. LUa> •- • • <_>

1- — CL 00LU

zLU

•» rH(- 3 rst-t —s _J Ora LULULU <r LU5" QSQ.I > 00LU O >-o ^h- O «h-z

r*i LU a»• LJ O- nT Q- LLO «>mz2 00 > in •

_J •OZlu H- HZ. O •-1

LU r-lLU_l • O O*—t -^Oh LU O aLL X <_>Z > U- X _iOH- »<t-i CO a O O LUaTQ— a: 1—

I

h- *—

t

>LU>-<0 »-CL vO z LU • LLZ zm;<-o->z CL A O •

*

LL.OCM •"-v 1—

t

> _J O' Q. LL.

< • (\|fO • -J- h- 1- LU < O2; LU ——Q ON

int 1—

1

z •CD< _l

O00

Ol luonOo:z>ll! «• z —• <— _J LU LU ^»—

»

h-LU DUr-lOUOC >* LU LL r\i V CO O OO Z

z _l _J >~2:oz 1-1 Z LU f-t r-K z . •* LUt—i CO < •4— LU< •» LU Q < _l LU O. CL (-< 5: >ras -^ !T\ _l *• ~ + Z) DO z2: LU 3< ^H- LU a: c\j 00 s: • O h-Hl/> 00 H- Uh\y>-<\'S\ O -— n w-JO LU s: 5:<. 00 <-••luo00 crDZ--t(- O ro H- LU ^ >LULU 00 LULU

< oa<wj(jDNai O r-)vO~ X CM 1— ZCQ • 5TZ LULU •->>- LU<<_> <H- LU -J" ro^ LU •. zo< < l 1 n Xz Qh »ZS\moi-Q M 1 X z z z » LUO—ILU —•— r-( 1—»-l ZOV "^a:oO>- H-t II •f-H < < .-» X x> 00 l-l-Ot- QtQiLU"-! 2 LU>-.j£ _l II -0~- LU —

*

IU II II —J *-H 300 H-=> LULlJ_ll/,20ZN1 LL < CLf- II «—t— X 00 oo _l < Q-D. LUcouzosj < —* O ID_JLU< t— . O LULU—1> LU O O&. ojluolu5:5:s_<i— < h- I- H LU LUH-£ _1 H- 3LU CC —»_JK-CO i-i-issuj:!- <IH- >—

<

Z O 11 ait-<a_ H- _l LU LU—ICQ LU —1 1 313 «£Z houckd< 2 LUQ-O •acta LU <l LU O x<k;ll X <j.<a.o Ol/>

pi1 Q *—« Z^^_l—>"SU_ (Si 00 O H->-lla-4 h- ouo Z

-3- r-^m1

m 0—l

vO 00rri 001

OOO OOO oo<-> ouuo 00 000 00

60

Page 122: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 123: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

t/)

tuJ_ LU r»t~

uO- CNJ

Z.»-H

00

LU•H-

•*

DC

ot~ C£ Q (X1—

1

I

s-

oUJ1- r-l

OO00 0£

LUQ o o r-4 #Z <J O o _J -Ht—

t

o o QC O <2 <*^ _J

UL o H- <5 i—

*

<\i -a +• o

o oo

XU

ah-

oQa

I

omo —

o_l

(Z o _l o o Q. —~ *->.»- UJLU 1— -» _J OtD o oo i—

i

UJO H-1

y-i —

< f-i o UJ ^ ODrn ti-

U_ D .—1 —

.

c£ w KOSi—

i

e + ji o-~ (_' LU 1— ^:dJ ll

h- a o t-i<i h- o 5ILU o -s:2 «— _i UJ w u HH(_p OQ. DLU «-* CNJ-—

'

iUJ X Ol- a _J~~ a • _l

Q Q Q.a *—

i

o CDUJ o UJ *« — 1— LU LUi—

i

_l 5:2:0. O X .-1 *c + Q5._l i—

l

UJ UJ'JJ >— • »-» ~ h- LU • LU

Z ^——4 (-H h- UJ r-l • z 1 II LU'-l »S< oll <y. UJ UJ LU 1- o uj i a. —

»

_lw • + < «• •^ _l LU r-HMO 1 o—c <\l

00 UJX~o i <J3 o • O O a * - •1— f— OLUi—

i

*-*t- >-<ujfM'y)o~' < LU o 51 a 32 3 •

U.Ow «Q. t~u-r> •—

.

< • LUro ii ii o a Lur~ iizlut- •—•—. f— s: w CO ~) h- H-O x: zz •-<_!

^ 2 (_ 3 UJ^UJ • cr. c\| X Z— • l—

i

•4-uj II w_|w II LU 1— • Xr^O UJ (XLLOUJI— I— 0<-l 1- i-uusr^i-tt— + Q li._l cz uO z *3. _j -JOCO o -13 _l Q ooa <U-Q.CJC_iUJ 2II O UJ h- II n o + • a:o 2^ + oo+ + • Z ^ay *,^U'-'^yoa.vfD

_J LO o UJ aj DO 3 >- azDO UJ 1-irH rvi<«-i HH o _i r-l >-<<l<-)^-3 o r-< II h-O m-Jh- 0-Q.w »-—1|- WW- w LL w| \z>LU UJ IISlS II _J UJ II II II II 11 s -Jl-Q•-< X UJUJLL U-<1_) X LULL LL LU w llo^uj?:LLCJ5 K- »-<l—K -.*-* •—oco h- ~}^.>->t-i—)iC>—i 3 —I_J nouaujlf> C\J r- ih1 -o C^ o ro CVJCTO O O -i o o i-H o HtTo O o o o o o •d- c^o o o o o o o o o

OOLJ ooo oooou

61

Page 124: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 125: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Q h-LU UJ

o u- ujcc cc \- -*> t— ao o < oo l_) oj oa. s x uj oz z x o

• »t— CO xoj t—co ccoo c o •-> > coUJ UJZ UJOO UJ(_) cc oc I—_) t—O 1— cc a. cc-i o O >-

1

CD 3"-1 UJLU LJ UL 3s. U.<l <XCO 211— LL UU_ UJ tO1-1 2.i-< <CJ I— UJ S 00 2CC C_l> QC<. Q LU CC

< Uh <b£ a 1/12 J O J> a cl<i a i-*o < o t- >

XCQ X -£ Z X> O UJ 1-

Q O^ 0<_i UJt-i t— CC QZ <CO Z CC 3X CC- UJ 2<. UJ 1—lUJ UJ —K. >—

1

J_ • »•

t—X I- <X > H-XlO •> COJ— -J > UJCC Q.UJ Xl-< UJ »CV X Z -IH-UJ O_J UJQ h-_JXZ 0O1— ••-> —1001— t—co h-z join m o <>-o z<. 00- v)<(--o X00UJZ oo< uj •

t— >..<«/> 1— q_z o 00 cc x —00Z (/)>< -UJmw ZIU< — UJ

UJ i-i Q2W 1— <a.(— i-iXX ••<T —Ix uj aii-i z 001— < <ih-oj i— o oj

h— lQ'Jn<lil>-i KD.1LU I- oJw <l1—ujgcoh-j-X c 2.00 z>-< mz h-

_i 00 zt-H so _j uco x<_j >«u^g !-• o'-u o z lucc x cc< 00> UJ e-iO> -S UJ COCC QUJ ZSt- 1-1 O

i-hCC CO Zh UJ -OUJ> < O -1 *—CO QQ r-H>J- 00 iOZCI WNw CC - t~ •<UJ UJCOI— -OOZUJ OJI—

O

c\|i~iOI . O _J

rsl 00OO + UOOZcC — Z 0O«-» C 00i-| ZJujQ. X 1^—i<i-iUJc0X XO - O -0 Z_J I—Uh i-toOCC U_i—

1

(-Oh- »-OLn •• <l< ^co^luozi-iCJoou. luoo<-x<\ic\io co cccr-1-1 •• cc 1-1 Oac 2:o>i— i— i-iujx zujx 1-1—•«-coai t— -d-

»— COO I— IUCji-ioT-iOooh- LUCth- _J>-ZK-CC v»i-i LUX- UJO-JoJCJ CO J _l I— CC <li-if— —I t— -Z • _HJJ>-XO UJ _J Z O 0021 DOClOjD — O r-l-^

•-•2: COXCCh- XCCU_<ULO>-h- XCC<. CJKZO + -) Q- »-i-»i-h

LU < O OO OOO CC OUJCC LUhH 2: M -—'—

3

h- XI— wJSU-H UJ h- UJOcC h- O >-X ^^v Ol •-• «— II

»-< <co cc<ujo a: co accx.cc oo 2. uj ccoc; <_> \zuj uj ~- «zZ CC>- <OX JG UJi-iUJOUJI— »0<CC LU ^. 00 >~i rvl CL-J~> <Z-~UJ*-* OoO >H- UJ<h-_ICQ>cD 2" Z Oh- DO- CCOZXoO h- H- Z OCCO~30

O CC NDUJS 2"CC >-hUJO<CLj i—x<oo Jh <l OI-U-'ZLU CCLU U.'-iZi-iOUJ^-iOoOOOLLOi/jUJXO OUJCC<UJ UcQ^-t OC ^Oi-iZi-iZ CLX 0>i->oOUJ>3:Z*J:ZXOQ-0>000 02!h-2cC Z »— O <Ct--• CDh- ^v^»^^. || w || —

,

|| || CCZt- O O CC O H-O3 COX Z> US t- UJZZZZ Silt- Q- 0-J-)-iOZO O i-i'-C UJi— Z co O Z OOOOO i-i O O CCCC CO ZO 0£_J< > f- r0 <I Z UJ2.2T2.2: _I>CQ 3CO i-hUJ HZ I— I— CC -h h-i Z CC O H-Z2.2.2. I—hZ |— H-OJ XCO UJUJ D3h- CJ CO HI I- U MODULI OCJUJ LU UJiCCO l-O XZ OOO Z Z X i-i i-i "'l-JOOO OZX 'y) CCUJ

oo<r

62

Page 126: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 127: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

z<I 1

t

"* <xa z

UJ 00 <a -Ja l-Z COo

OlXUJ •2 h- h-

H a^->< UJ (/) _lM O—I00 <la o<uj r>UJ UO-l Q»5" LU UJcc LU_|l/)UJ CO en 1-\- _IUJ »—

1

z i_i_»ajM UJ2£

UJ -^O-Z <X •< Sh- OSTQi

1- LU LULUOO OC

t- l-LU —

*

M Oz \~ >T O LL.M HQ^C

M JJl-HvO O

CMUJDC

V) o^o z UJerr 003U. < a XUJ < O oc t- h-1- >* t—

vOI— a »< • •O LU zor— ?mI'V) » <<io OOt- ~- -^ or

»"» XLO H(JJ< —

h-z oc\j oocoz

OCLUUJl_J •

in 1—

1

Oz t/)0 • LU«-_JH-<J- w ozo UJZ </) J» zo z • < zu 0< UJ ZQCU.M < - ex: H-*

M l_l _l LJUJCJ IX z rHt-OM CD oi- «/ii— H < O Qz < ooccf •—

1

DC II Zo 2Z »-H h-<auj_j M- • 3—I <UJ cc 3CC(-H< V LJ mC3 O(- aruj <t 0-<003 Z</) w LULU LLo 03 > ZIUKO «u.Z O »3z Ul- Mij>auj a:< 2: z KrD oruj LL t-o: »—

«

nJ-Zh-< Ou. ex co O 01- CM— h- Z

CO »N « z Moc DOC O cc z OILO 00Ul l/)UJ Z UJZ • QwO < II zo O —

z 00 3 .-1 a.UJ lolu z z < lu:c a Z3J- -.(_ <l a a. ^5: z ~ II OHOZ xz UJ - zu I—* z Oluz;m• h-M 5: >-zo "U u.

OO•4"

CM

MM CCLU

MOOooouoooooooo oou <_>olj CM

63

Page 128: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 129: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

az<—»5:3 •

oz00<!.-< •

- t-~<t

t-0^2OLUH-oO<ILU •

-ice (—ja t-H »"

i-LU M3lX LUO a 1

OUJ a<2 r-<

t—

1

LU atLUX a a 1 2IO > •—

1

H-< 1- Q Z <£ z LU O

2 <i. _l <-•>• z — O

OC LU 1— ^J" O 1-

<y< _l H-4 t-1 <r t—i

UJ2 O O <a« wcot—

1

O l-H O: O-^ :£:o LU<. Q O •» Qo 3 a c£. K-

Ul z_j > 1- CC •»

<X < 1——

»

Z LU O 00

o. <s: f\l <a —

1

1—w a •m _l 1—

t

> 000 z-— »—i _l »• O ^2 LUZ t— lus: UL og< 1—

1

LJ 5£ MJJ 1—4 O 1— Q Ou <LU uuu z r l-H H-

l-X mOO —

»

CD LU2 H- Q<< HH -.(> 1—

4

a: Oo 2: 00 M Qi-( OM <c «. >>. .-1 *-* • 2:H CL\- 021 1— srt- - + + «-.

o O !UDD 1 00 x>o > LU O2: at- aoo <l • 2 >o DC

r> a« o_o< LU 2 LU O ZLU < t

u_ Q. <>s. M LU _l <i- O oq:h LUmoo »—i OO-i H OQ. LU 2

a: DH ocucz _i O LU II O 1 QC •

UJ OOOC LULUO < II II O X »H LU II II LU ZLU 005! h-i <t t— h-O \- —

1

X "a-UJ u0> lulus: t- >o >-H«"^ < >o t- —3l- >-<z h-<—

U

t—

4

2LU II (— O O ZLU II l-Q2 1U Z.Z.LJ Z. cjtx LU HU. O. OCX IX. u_lu.<£1—

1

l-U Ml—

t

l-H oa »—

1

O (_)•-• =3 OQ.'-' »—

1

•—>(XLU

OOOO KJI^tJ> OOO OOO OOO

6k

Page 130: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 131: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

CC'LU3:LUCJU 1

S>-±1CD*—

»

lu LU

h— 23 OQ.UL oc-•-i • 3 LU3 LU LU COO • 2 2 2:

•• —

»

3LULU _l < 2XoO •

f-< a 3: K • UJ DCO co LU or: ^ X _J

0- 2 <: DC f- LUh- t- LU —

i

<nx *• <l O0 -S cc LU"—<l—

1

Q_ UJ LUCQ 1- • _l 1— LU

• <I t-H OL ^ LU J_

-jac DC < DC < (-

< h- - |— O>LU a. ~* 00 • O H LU 2

*» - X XO O UJ 2 _l HHLU 1- • OCM O ^^ _l (X »—

1

COoo UL OO aiz^ 2 1— LU <a • 2.<l aou 2003— «. 2 1—

1

00 3 _i M OOl zee »-i<a a. x —I LU 4-H a 1—

_l a** LUt-iLU —icu^u. w DC X _i <a < OL_J 3-Orvl h- 3 LU D. LU h- LU > > •

<1 -O 3 • •ods: UL 2 X —

)

<r » LU _j

> < O O—it— Ot— —> ^ H- 2 LU a _i•» >- 2 <2 ~i CO ^H>-< <t LU 2 »—

«

3 s>- ••>!—t *-\ a —• LU LU O O 1- CMQ LUQQ a. 3 • _J O 1 1- C X <x cn 00_J X_l< LU »-a— LU 1—

1

1— h- a. LU LU OUJ f-LULU UL320 1— 1— O ~LU u0 h- iyj h-»—

i

»->_l t—Q co •» z -* 2 3 O LU (- *^ <l 1—

1

LL 00 LU 3_l ~>-0 LU OL LU QH U5 «-» • O 1- 1—

1

LU 1—4 O». LU- o0 OLUQLLLU a: .£ JO t- 00 (J OO a LU CJO O 00 •-KILLCC cc LU LU2 ~—2 1- on —

4

<. LU OLO <IU_LU U.UJ3I— 3 _J X —

4

2. *—

\

t-H 1—

1

Q co 2 LU ^•^ -1DK _ QC333 O —J t- LU_) 1—

1

oc-» S LU OL X CU»- Q. Q_ CQ «-Zt-!CJ < «~_J _IQ-3 1—

1

h- «• LU h- LU3 m OO —

»

O- O O0>-< t-20 _J LU O0 a. h- 2o 2:1-3 O^vV.^ _i 5: 1— CQjC 3 -J X O 2 2 CM LU O2 <Qo0 t— CCLU < 3 — < Uj -UJ ct. t- 2 LU t—t »-H _l

o Quh-i U_ •••—lUJ vj > O O 0; «-hit. O 1-" LU t-H 1— 1— +o OX •• LUCL2LU00 — LU •jj •— LU 3 X »-» O LU •

O LU 323LUO 00 O • 1— + co y- _J»- O a. t— + UJ h- U5 LU I—UJ 0£0> CDLUCJ3LU CO CT 2 2 —ILUOO _J CD l-H Q 2 t—t OO _l

2: Q-_J>-« OhwiDii < II LU 1—

1

Q-3 • i-co m. QC DC O »—t Q •

•—

1

muj|— W"V —

»

• O CQ2 •-H< LU a. h- i 2 O1- D«< OLQt • 0- O QL C£>-> X 11 co Q- LU V- \- Qi3 oollO UJiJZZZ 11 O O LU \- 3 1— O X II »—

i

II 1-LU 00000 O O < II X Cl. II a: » II I— ^ Q.

DC oo<2 ujlu2X2 Q. » *-* I— +*> _l > LU O LU C3 O *-*

1X1 »—

(

1-1-222: 2. h- cc _JCt Q. 3 i- DL 1— HH Q 1—4 LU_J XZOO 2ZOOUJ UJ LU LU LU 1— LU LU<ll— UJ UJ LU CU UJ a LJ J X LUV) H-H-i^-H >-« •"-">_> ljlj 1- M »—

4

00 Q-*-> 1—

1

LJQ. O _J oo a ty 2 <_) 2 1—

1

OUOUUU l_> t_)00 {^)<JU 1-><J 000 000 OOO UU<~) 000 t_>

65

Page 132: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 133: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

oVi

p- 3• _J_j LU

«=i —

*

> LL» -

LL LLO i—

i

1-• »—

»

00- U o_J i—i IX

< Q LU> rvl"

2 Xu. <I CO h- _lc <_>

O 5:

r-l

•»

h- LL —*t~ II a:»—

1

t—

!

L0 LU• o z oo LU DC 3m H-

1

CD h-O o < Qcxu. Q —i <l S£ _j<UL OO Ca- a. 5^Z3 1- LU ll) CX 00 —

»

II

CD O 00 OO h- LU o II

O >—

t

O < 00 —3 o cc•p Q k. TD O OD z • 1—

.

Z t— 5: _l HH 1- a. ex —O i-i X ^ • a _J I— LU ot- II o LU LU t < t oa-D C\J

z. 1—

»

O. X Zl- LU o—

z

——

»

-^ a: s: H- • _J _l • 3 4-LL'-' cccxac LU t OO Q LLI- a

i- h-H- LU H- 00 CL LUS£ _J IDZ cct—

1

Q.CL X »-H s:.:x IZ (MLUaiLJcGOfoa;«-» 1- II X LUt- K< MhQOU LUZ

LU U_ II 1- H-O- _l II U.Q. Q Of-

<X u. a. O. ^w'^rf _JCD *-* h-JDo Z3DC a S. 00 —I (X II _I|-Qt- OPf- ex LU <z LULL, -•Qf «3.LL LJ<ILU2;OO oa a h- 3 Hit-

1

LLO :s£h-i_i OUQiaj

O ogroO•*

OtJ UUU <->Ol_> uouu

66

Page 134: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 135: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

oo

m i/)a:<S> ccmoc K-4LL

X LLLLo IDz u; cam LU

U-|-a LLZLU r>uj •

H CD CC a< oc • LU a.LU h> h- CDa. zoo. < aai LU LL. LUOL Ct l_J_5 LL •»

(XI— LU LU a. "«• ^J u CC CDoc OQ- H-

1

1-

X Z LU Zo 0-LUO CO 1—

1

*B 510.1- —• CCrxxz xo O-

at Q<K-. 1- 0<N —

»

zLU Z-^ h- •»

l~ OrHCJ 00 2l ID— Zu LU H-it-H D-LL »—

i

*-*

<l II II 1— -J ZLL a. _loc a: - t- D a -U—< LLLLLU ccr> co?: z 1—

oOX t-tt-HO 10 I-QH r> 1

*

oco z Z _J OL

X • h-< m * 1—( r-|

.

3OLU _J cc Z5 _jzx O LU l/)LU a.~o LU t/l_l

1- CC LU JJQ- zc> h- CC_J•. • t- SH CO •> 1—

1

x<cccoa: z a •--.O *w<_) Ct ouXUJLU •• 1- H-O QLLLU 2 2 CCOOLLLO <.LL CC -»X

O.LLUJ OC LL LUZJK- _) SOJD_I LU LU oa CCCO:} -J .—It— i-H

OCX co en O K- CO Z'-'Q < -J II

o < < O oca O II 1— +— STH'-' >- < LU 0i^^^ 3—CX-JiX 0-: oc CD -LI— CCdJ —

.

mOClQ.<aCQ-< oc < 5: LLO I-" LU rvj O CQCOLUCLOI-> < X 3LL ZlLoO O «OOD0=> zz> dllo • 00- Z

luccoll cooaz5Lu O vJ-LULL II wza o QUwajct: LU f»- »LL 1—t-KDLLJ "vw. • Z3Q-Zl-DIO QCOC OCLCQCCODcot-z: UJIUZZZ O omooozO »"H LL wooooo O a ccawoz LL oc lulu 5; 2. s: *-~ ~-CQt-il— <1 ttDQ-XKI-^^X t-QJIZW c_> xcuca(_)Z^C(_)i-jLj LL LL LU^li/>i->-«5: uuaz^Huuo t—t t-t CCUJ

>rr-0000000000 o

67

Page 136: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 137: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

o_ • f-K- Q3~ ^ 00OX < • on

OO - aj •

UJt—i - U.H- 1- •

IK Li. LLU JhK»"H u_ 3<i. OO

u_ O CUCC CjO— co o< 1-1— oo - X UJI—zcf w L-> OLUy-*<. \~ OX h- 2LLI Oo z LUX K-O

00- UJ eel-' Hoc a: a * O-<H oc ZKO •/)- cc

-»x< O uz O-0020 O »—

<

<xa:uj- o 1-1 <J. j_<i •*

_J <£. U- l-l— <->x CL£h i- *i - CD •-*

OD 3 O w M h-TK? a 20 u_ 2OOLLUJ LU OLL • •* • »—

1

*—

t

ClX O- • cc2WQ O-O Dl O0 xo ^-« u. CL-"CL2 11 <H-i LUaitt U>M 1— u. 2LLUJ< X C0LU<I Zr~< 2 O •»

1— • >-<;s 2. COX 2. 3«r* M CD Oo- i_> II jJ2IO >—1 Q-LL Ct O >—

l-<~ lj 0- 2.UJ- J1ZLL Q. - _J

oCan— - 02 • 2: Hoo 13 2 IJJ

<<<¥ LU.• H- LL O-" -COS: O h-h-X^ u_ U__ILLOOI—

O

Z(-Om • r> 1— *—

1

WOh i—

(

•-1- ILCtoO <-«2 _l !jj O 2 QC

oo • «' z>"-i<2r »-U.i—1 —\— 2 ^ 1—

1

sUJ>- _J'J-1 XrDLL_lCl O Gi t5 *~ 1 _l ^400X00 02 h-C3 *~~* aj t-a —0 _j UJ 2 _lixi-ec on— 1 (J>-. UJujoO cth-zo I— U _J O< < f-_1 2 112 h— or. co 3 —

*

»—

1

< H-IWI 2 LUZhh-UJ o< ^-o LU or. 1-0"JO t 03 _!-> 5: Ol— QU-UJ 2 _s <l -» Oo- 00 uu. 1 OOh 00<LLQl-» 21 »—

«

^^ O•< UJ 2 LIQI-KQ •• ujoi-2 <l _i ct *«• 2:o_ii- _l UJ OLU Q_ U.CD3LU _i O') •—

1

»

UCl< co o<: oDfa: • C0c02>-'O-J H < LL or _l X*-* < < QKUJLUX Di w c£ 2 <i h- 002:2:0 1—

1

-ll- O—lh-l- h- <^-vv.oo < 1—

1

X 1—

1

oc<2 CC ctcc (-0.220 ••xi— crLuon 1— — 2oq:m < a:<

:>-<_2 LLO •— -U .~^ < 00 O O 1—1 1—

!

LLOH- > <.!- ujujcjouj U- ZLL/,I LU 11 • LLOct u/1 >CQO-D-_l O OU-UU • QC + a>

UJQ'< u. C0O<-JOUJ (3 HH —. UJ •

zah oomuq:z II LU 00 1— Q.CL tr-lUJ-4 CD 00 ^"v>>.Q • UJ cccoaj _l1-0 dec i-h • a <OOQ- 4 •

Ooocc z X LUUJZZZW O H-~- co 2O UJ *—

1

O0 I-O0 000002 O LU OO'J. II C)>~>->cCOCoOLL 2 CC C£t-< LU UJ ST ST Z, UJ m w O LL «^ —O(EmU. <. < <Z2 HI-2.222 <l II 00- II HOJID UJ X H->-ILU zzuoum LL a. _l ajaiLL LLLU2OOf—CQ y O CO LI 1 •-"-oooa M t-H CL •—<00>—"—<>—<CCUJ

00000000000000 000 000

68

Page 138: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 139: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

3 oCLU

a h-N» LL*—

i

<< Ql—

l

UJ> 1— •

oc a•

O0

<x UJ UJ *cUJ </) oO D- zLL Z «3 co < •

U_ -(QC (_) -J o3 UJLU CD LUCD LULLU-i

CULL

••

LL Xt-ct

I- • 30 CO t— <— LU3O0 ocut- •—

*

H-* o O00-0 h- 21 3C LU zl-Qi hl- 1-* • QC t—

*

DO ~3H _J —

«

Q H -^

QU OOO-Z 1— X o < 3 o LUUJ 0^3 3 U—<C\J 0- O LU co

t-oc QC3 u z^th OC^ OOt— •• _>v0— »• *» h- ouji>c O 3 o a-a. _J i—

i

3 h-

CCZ LUh-CL LU zzu. _l O-^> OC< OiZl— aC <3 3 r-l *^ II •» 001- 3-J LU3 h- a- cos: LL o —

~

r* Q—

t

l_j£E QLOLCJ 3 (_(-0"-H o »—

*

»—

«

II QLz aoc a ZO -J >- ^o —' -4- t—* O (M3 LU- —3LL -H M

_l LL o-~ «* O oZ XUJ OO » 0C 3 LU a OLL Oh — UJ o

f-z OO Q 0-——o t— H UJ3 vO«- i—

i

oc vO'JU• >—< LULU IX CD 2>CO LU OiCU LL ^-- Z -"^

UJ 00 _J ZXUJ CJ moo • _J o h-O OLL LL ^c o>—•<-•

^L HZ i-i (_cC (N«-U a. o 3— 1-3 LL z H-—IO*—* 3- M _j 5: •* Q-U.UJ s: —. oz CD 3 < Zr-I_J CL 00 UJ LL <xzu.oc a — O- < OO CO -J o >oz h-OO UJ LLZZ LL LU<3(— o 2:0.2: OC Ow O CD o—

i

3a _J Q^H 3 OCOC CD ID -iCOLU Ht- ^» -I •>

_l D2 CD 1 1 CD ZKhO i- _JOl- a _.— ~ -~ LU -• 1-UJ UJ < CTh-< O t—

4

o 1- ii r-ro OH QC O II *-

H s:o- i—

i

UJ30 ^ ^.^s z 3 | - •ii o o< < z

i—

i

<o_ OC COCL>~! •* 1— \OCLU a -t • >—

«

• t-H'x r-tO •—3a: oc< < 5Th-0 Z >—lOOLU^J oO s: LL — LU LU>0<--l •DIM a zzs o > 330 <azzu.w i—

i

• —1 •» LL OmD % z < »-r-< JJ LUi—1—OQ za_j OCSTZXLLO ct_i^h 3 O—

Z

\- • t-o f- OC •oUJ OCZ u. KlllOofDUJ » LUl—— CD •4-LL>-h i—

t

•"-"CNirO 1—i•> • LU -J-LU

z 0-< a CI-wH 03 0C LL. •3 O DU-t- t-z-*ozx 0. X LUOI--1 CO W^\ LL. OO • 3Z o_ hD- 03-1 CD t- z •-«

»- 3- o OCoC 3 Q- < OCDO s: zz oz— o 1—1 i-hOOC3 O0I- z LULUZZZZ co (DUO. LU QOO 3 3— 1- — h- LL J02a —

1

h-l LU (- ooaooo a O a Q ZLU<0'-U< K II »—* Z<x oOZ Z Z •-< jj lu s. s; s: i • — o__j a —kshi-5: LU —CD •-•3 < -i z 1-1-^.2:2:5. i:_j o ;s y~iqt. t-iOL OO fl- LU_) X^ UJ —1 _) .<£zuo f j lj LL U_LU<T LU LJ LLGCLJLJQClJ LU ea LU LLOO H-- 5. z z t-.H-iOOUO —

<

"l-U CJ Z wSILOSU. Of o 0O —i

—» O m <ro cio o o OO oO >T ^h o^ oO O o -OvO vOOOOOOOOOOO uou ouo uoo ooo ooo

69

Page 140: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 141: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

X.-iui

Y--Z.

2:1-

00cc

l-OOJZIX UJ

ooo

70

Page 142: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 143: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

ccLU

LU HH •

X 3 LL s:1— a *—i <.

X •1— or.

Q CCZ cr_l oo LULL CJa _j " (XX _J LL>-i a.

lU 1—

1

a t— •f-K LU

t- -jzco X- LULU< 1-

Q 21 030_JLU XI <»-' z

2:00 o —1 LU H-

1

«ID (_» ZJ-LU <. <l<ll- CJa cm —

'

DC

l-co OOCOOO <3.

CO c 1—tt—II—

*

CJX 1-

h-t- H 1— !~ t—DO £_ •ZZZ OOO.Z LUCCLULULU <^oj H<2.za. _l•—.J _^LLUJLULU

Icu

1 XCC X I—LU »CJOCX uLUO_J I-

>- KH<CD Z<>-< HHJO l-H

cy: xlu a ccz e oLU zia 2 _l CO LULL CJ ZI— <.XOO i-i

o ~-o<I CJUJ t—QC UJ<X -C

< Q I— LU t- -JZ0O X 0-X OZ 2"

CJ 0<LL LUw o _j • lu x> <i-< z luluolulu iw y ' J 111 H ><l <IZZ <J. LU <. <L<3.I- CJ I/)

LU Mmu LL t-H a CM - CC Xcc o a nc1— LU.-.LU CDoo £.___- lu q:

O-LU Q- 0- h-t— h-|— h- t— LUi— luh Q > D. xe? cc 'Zzz oo a.

XI I— O—l I— <1 ClZ LUCCLULULU < >-a- ._:<XZ HctCJ LU CCl-i <X X LU • •-< I I I LU • 2_ --

OXCO t— > LULLOCJULULULU J_ ^ <t

LU «I-CJ LU XCILUO-CO I- LU LU of •

X-»Z XAO Z KM LULULU _l CC LU Clhu)«io^^ 'xi a:> ii-iii oo cj y~ h a

>^ 0'~'LU< X ZQ-IIZhHh ._ ,_) OO CJ \-

2ZO<II- ^ •—•!— -=ri— LU t— LU < < COm< lu lu s i-h cc uzt5j:z?zzifl cl i— cc mjq rro oo Lu<z:LULULLjLU'iji-i >- x> < o O -h

I—OOUCX m-iJ- LU CC> :-U_/XXXXX I— —- O. X o i— oZ OQ-J—K C3 LU C_D_JLUI— I— I— LUl— CM Z O r0 OIUO U_OlU_J <X h~ »Z I— •» C<"> i-i UJ COs:z>- .nax vi .. ooci-iQ: ,jj^(Mro<^- z — o a 5;LUt-iQ 2.VI 00 OO <OUJOI I— LU S 3L" *-t h- t-i O_jcc«avj-> X tLU cu act— cot— t— ti ii ii co II _i X) O oc I— I—LUQCU £)O0CO(_)S:5- —I <X< < CJ CJ CC LU o

•• zee <cj< cu x—it— —ioolu'jjlucolu cj o u_ 5:0000i—O-JQi— <.cc < ujZjwaQ.aMO. < < z> •-< co

Z UJXi-i<ZXQ OQC •-• 5ILUS >>>x>- • CC z —

< ZCU <'JJLULUOQ CC l-DSDOI-l-l-l-l- ..v.- LU < CO I— —

»

CJ m'z i. ZooXaccc < XUiUOZ X2I2. I— X m»-<0CO »- Qh-'H XI— CLCC > OJU_JUOU.IJ.ILZU. X X LU l_) Cv

XlULUi-i LU LU Z< LU <_!•-" i-i i-< i-i i-h LJOCJ —I < «» —I • • O •

UJ OIH ZXoOoOO U. L)Z< U H C£ O <lcn H- LU OZ cxh-OOLUi—oiZZoo O <0"^ i_> <^- OOIIZO1-4 CO <LULU LUQCi-ILU < II X <_> ZO • "^Oi— Xo-icccc2ooh-x_JX <J ccccz - o z <co - mX> COI-<Oh-l-OI IcO Z Z LULUO Z O O U O II

O LUXI— LU'JJ<iUJ<O0 i-h s: LU OCD5" I— LU< l-OZZZOvc oo<_)i_)ooi_Oq:ccc_)>-' z x _j lu lulus: lu _j 11 —it

— ~— - —-uji—CO >— <l l_) O Q- \—l—O 00 CJ (— CL

z X -J LU<0. Q.LU <->(_> CJ >-

2: z< <l 1-X» X— — — — «"» LU CJCJ CJ >- Z^_CJ LU CJ LU CJ 00O LL LL X>-CJ00 t— <I CD CJ CJ LU 21 Z< < I- >-<-< CC <l O _C -!<_) I-" I-H i-h I— CD

CMOo

cJcjcjcjOOCJOooocjcjijOcjcJOUcJCJcjcjcjcj 000 cjcjcjroucjocj ocjcj

71

Page 144: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 145: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

LU 21• X Z

h- az oZ3 00

• • O »—

i

<00O •

UJ<t- - 00</)- sz 1—1

< -JZ>ozuu oohUO :s

_J <<: O•act- - _JOLU _JLU '-'ZZ DJIL"H LL

• t—

f

• •

m eel——ict 1— 2 zz ZD^aJLU <I a. Q-

z> CJLU CO -< X r> Z)o LLO<LL JS, (- h-o f—«—1»—1 LU LU

< LU (~ t— or QCV ctZ<z

<<l LU<X a Q

a LUQ 1- z Zt- LULU>i-l <3 <lZ OCX oKM LU<iXLU

XX Xzt—

1

<\l >-i

K 1— LUI— z II II

*—

*

oLU~5•3 t— LU »

> o ct (-< s: LU LU

a. 01 LUH-<X CL a. >oo h-<XI- • -*• <f > LO >- o r- r-H

o o OX1- 1~ t-i o H o i— o o t—

<

K <H- o:z>r o o • m o o• OC C5ZIjj— m m ro m

Cd o <OZKs: h- i- oai o I2"7LUZ o LU o LU 1- O OM 0>-«Z<.l— '.J i— O0 1— OO H- i-LL fj1— Z<tLU<Il-l oM o m j<uj5:k^ u • •> o • » o O o1- Z + m <LU5_ OO o o O oz .-.S; -~. — < z —

>

til II z :• O "OWZ -*. 5: -^ o o •-» —

«

,

Q LUI-— LU—. -O -4" •-•< oo s: o _J -4" kH >4" 0^»—

<

-»_J_1C0 o.covt~-:ri >*- a * a * -4- Hzui •#-< oOnT— 1—j— o o • «^

Z UJU•*- w a • • LU •«*• •

< J<Z0CO> «ZOZW LU < cr>uj < <^z CMUOUJCVJCCo LUOO SO 1""-HO0 Z oz o • OZ>-'Z iOOa O II _jcho az-jcn LU • a (MO • Q ho mo »u1 <DOC

z < occm ZuQUJI-J 2 m Z (<1U m z -no:z> «ZUUJ 3UOCLl/)« (_> 3 II o 3 II Z II ooo LUZo s;uj< o O a. z 3 oz o o oz zo a:LL x>-i*

——

LL<.<<_J< ^ a. LU|-— LL LUI—— LLII—. II ^-i IZ)ou• _i Q- a. a _JH-LU OOU.<lLJ LU^-»~— «-• LU LU >Ui LU >- (_) U. >-O LL l_) U_ L_l<. LU

!S <<3 »-iOO j:<(DO a t—< s 1— o»-i JS KOmHOwZ •— <ldoci:

<-i m >r m >Of-<i r«-c^

o O o o C-( i ooo O o o oo» ooooom OUUUOOOUI'HJUU wuuu m mmi mm

72

Page 146: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 147: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

a.LU i—* . i-hZ •

LU CO h-LULULU -2 a« <t_JXLU CJ

t—l- Lt KTl CDh- 2 z3uj <I- t—

i

Q< t— CDQ-CC uu LU X|— Q-u -

z z i» z ^ 2CQ*-«cc <t(J o o o<< LL

LU — z O a. CJxcd LL CD CJ —JCOLOLU •

XUJ • o>- •W _l <t_jcd CO OH-r— O CO o LU QLU LU iX.

Z zz LU X CDCJCOi— 3 <iZ.*-* hSQ CO xsz _l*—* Q3X 3 a DW>m <Z <_IZ < i— H3CO > X

cc< LUOQC CJ Z XUJ- otud LU Q ZOS< > a. • \-H K CQ x su-\<— a' CD LU<_)X CC\~ LU CO 3C\IX < CJ z ac<Q LUCOQC C> 3 _J CfX a: OOCCJ t— or. LU UXh- CJ CJ 4^- LU<o LL'-'LU Q CJ CJh cou u_ a. :s XX <X3 LU 00 cy u £. CD LU CJOLU _1 LU OZl— LU K^ z 1

H- >-X< z X CCXZDX t- c^< _JX> 1— <_JCL(— 4K < XZ>-< OJt— 1- CD o z< Q -^<Q 1— LU 3 z X1-44-4 _J x o 1— X_JLU <ZI co LU t-O Q O o-«f^i LUCD 51 t—1 1—<|

_J X ZLU X Z<d--t CD1 <* CJ Q X(XX5_ 30— zZOJ Luacj LU u_ zoluo: o Q.wU_ » H <OH- sxz CO a h- :sx I— zzu. a Ozz ra< 3 •OH- 1— <3 CC O •

4>

4—4 KlUJ CC Cl' UJLUZ Q Of CD < —

i

Q- Xh- H-X 4>l— o lu>cc»-< LU l-h-O CJ co QXLU COZX ao 1- l- CO zo O 4—4 • ULUX 3f-4 LUZ o Z «LU2: 3 t—4 4N LU 1— — X CJ?h crlCjX H U •—'OTCJi—

i

af •• O' X<o 'J • > oo? • o_a—«— —

4

O H 3 XLUO uzu. <rt— Q-t-LLiZ a: -iZ-OO (- CD X X 1—

~+ Ih LUO ocz • <QO LU O moo y* y> X 4—4 <o t-Z _1 <LU a CCJ^m I— CM— 'X — X X t—4

•^ 4—4 _l Q 1 xj: •LU • LUOO(— • CD o-u. or 3 Qo CO <COZ CO OD2ituju.za<--< x<zx C) O CO X s Xz t-H- l-fLU LU CDOU-cDLL<ito(— oar. XLU<3 t—

4

CO •» 4—4 UL CJ so UJt—

i

m _J t— Q:i-'D<DD-iuzir\< 3a ctca I a 3 Q. CCCD CO—CO co x<h-cor-cohccxcnjx cozi— •— 1- • CC —

»

co X Xz CO i^- < < X CJ t-4 ccco CJ a — X <: O 4—4 »» t-o «riu u<<- 1—4 Z>-Zh hhoiua ^ ^ Q —1 O —> CC *m z»—

1

<Q LU- Q cc S33az>rDLJcr:zi~ H-v.CH X • —i — < X a. H-«

t- a:o X-»X < (~s:llo-ocq-Q- q-<jx 2 4-ioOLU CO 3 r-< r—

1

O \- CD<-4o do CJ H- > LUZ? z<z^:xx LU fl'ZZX 3 a X —

>

CCO 4—4

z o • CCLU cda< «->o •-"-' cj o:^z OC3<X QO z 4»r-t r-( < — + 1—3 a;Q-~o<a: LL i-QttJ X 4—4 o<-« •k or. X zX az«oxt-a

co<Ln(_)coc<:o 0«-<H-CQ

V.V.V,><

** < <oxco 4^

X1—

1

<X

XO.3Xt—4

CC X3 <\|LU LU CD CC X X z a:—

O «-.!—

1

fp4—

4

t-LU cos: - <h- Z LUZZZ t—

4

•—4 Zl-—H 4—4 4—4

CD <Q 2 t 4—

i

LU z cDooa X w<UJ<t 11 < II

LU WUJZO^mC z LL <t lus:s;s: 3 a si- 5: II LU1- t-cci:<;couj cc < cj 3 o-u: 1—5:5:2; <I ICC 1 1 QCQ. h- Xz xh- -JXCOLU LU z CD OJf- CJ ZOU'J X LU LUCJOCQCO X Ocu CJM Hco-H<3:»-'fNi S CDO i—

»

•—•—

i

z •-OOCJ 1—4 QC ttXill" CD Z»-H

ro O4-1

O 1—

1

O O 4—

1

OO -H —1 O

OOCJCJCJOCJCJCJCJCJCJCJCJOCJCJcJCJCJOOO OOO--'CJCJCJ '-I CJCJCJ^H <_><_)<

73

Page 148: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 149: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

Z3(-J

O h-UJ

1- CO>—i

LUco CO<.

\-•» COz 3o 51i—

<

H- VZ OLU zh- o

o <THIa. COCO »—•

co ah- (XUJ <I

• o Oi£z a LU<I cc X_l < (NJ t-CO

no o

o 2< oo •

.-t >—

4

co «-H z* o QC oM a a: y- LU

o < \- II

t- h- cts: o o-f LU o < o

O t— LU a: za. o U_J — <»—

i

<>— X **_ «-» IX LL CM o r^

—o 1- f-l <I d-

oz »—

<

XLL • 1—

z~ « oo LU CO t

—2 LL a z CC orZ<I O ai KQ • k-4 LU

ua • OOZ LL • •oOh Q (XOJ a. O zH-*H-I »—

*

o >-H CO luqc o zCC z LLZ •—

«

XLU z ii or

II II

\-<

LU"»* >-rvJ — 3

Ol-Qoo LU IX. XLU LL ILO LLZLU^.zz O »—

1

-CO —

i

i-*t- i-hCIiXUJ

OO

1JUO 1^U>^-H~) 'JOOU r-t

7^

Page 150: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 151: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

z<xh- O000

LUUJ00 ro00 _i_jUJ <<;_J

»-

Octet oct o<< > cUJ -jocct: »—* _lCO . oo Q —21 • CLQ- z23- 0022. t_>

<iU ^LULU « 1— •

o >—(— 1

a. CtCt_l *=I o o UJ

LU- hQQ h- 2 h-

O Z-J-J *r-1—

<

00LUO0 OOO LU Q < •

t-OO on X Z u. —ZUL) O Q1-H(X xoo •* Q. Z. Q

C3 UKh H- 00 l_) <LUQ i—

i

u aj i—

<

—><1 ILULU CD ct 1— ««»

H-4 200 oo X ct 3 oo >h->- Z)Z> LU O O oo -Hl~<Ct O0 51 O LU UJ oooo OOUJUJ X Ct z.

OS UJ_I_J •» oo UJ OQ.LU OfcDcO —

.

00 .-1 a •»

-« s: a<<r O LU LU <OUJ Qui-

1

-HO Ct + *L —

»

ai_i <tCtCt Q-O Q <: UJ t-<

—>i-< <I< 2K\| Q > x X— 3 • • »> LUw <1 t-H H 1

H-OOI- 00 DC H-> Q o r-lrH -»UJI-CT UJ o>> Ct > Z i— UJ oa.CL.-HvOOUJi-' _) sicca: -o Ct —

Q OXXCLino> CD LU<< o.si O ^ 00 a MH <UJUJXC\J

z < 51mm XLU SI 1- Q O0 ~-h-l~LUozz 1—

1

_J_J •jjx UJ *-* z < z — y- -•"-!•<!-< ct _jHHt-H h- x i—

i

UJ ^ »—

<

1 # CL

»-ct < <XX ^ »- >-1 #^Xooo > UJD3 O _j

1 z O- w > LU20UI ct<< OX <i o O O (JMHvOQ.1—ZHXac LL UJ UJ o o 21 o OOLOXw0.0.0 O <X 0C o LU _J _JZC\JLUO

cot— \ —1 oo 2. - l-OQCDOO O ct: UJ -> 1— II II II Xluoo z LUZ X M II LU II zO >—

i

r-l oo h- II h- 1-lr-tiH II CtU-lOO z Q.Q. LUX > Q. < CLQ-D-Q. Z>H-»-«vO < as: 2i 1—51 l~ Q. 21 O ii.ii.hl-D211" UJ OLULU ZO UJ o O LU O LULU LULU LULU2•—•!— (NJ 2 11-H —'O o <l O 1— _l 1— |— 1— 1— (J3CC LU

W^)(->^>Ul-iUU<~) ooo ooo ooo

75

Page 152: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 153: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

••^ LU ^in > O CCin 0>-i •—

1

LUC\J

<_i< <:

OLU

a ootz> Z> _) • »- 1-

z t-lUJ t~ < • Z) z< z

LUx»—

1

z?i-

xa

0. »-H

o X>LL-J—"

> Cl ex. -"

*

UL OO_l z

<z < > LUUJ > • UJ f—1 • • • (/} LL Q. LULU ex V0O0O0 00 O Z) co3 LU- LU UJ OO • LULULUUJh- Ih CO ex (-- •zDZJract 1— a _tLLI t-O 2; LU LJO- -J—I-JQ X LU _iCD CQ ZJ CD <.O <_><<<:O CD LU l—l

^^ UJ57(XlU

z 5TZJ

ex:jo>»<i— - _i

1—

1

(X> a.

003

» lux •1— z aj - >>>>. a h-_l X- - to Z5LL xxxx LU z »—i

•a. -£ olu f— 00 (_i oo <:< <i lj J. H> Y~ l_>;2 00 ic uc ex. ex 2: 1— *•

" - z>LU - _l

LUX

a^Muuuuj00<ao.a?_ u

a^»

Uct

X cfx h-i(— S2£X \- <l— QUJ OLD Z'JJ H-* - OOZLULULU-J uo :z • —

»

Q 3co XCX ^x X t— OHhh< Q LU 00 r- <s: LUl_> t- OLUO Z5 C£ 5: 00 m —» LU=> XZ LU cox aooh •O rg LU «* >- Xz t —

1

LUQ X ». h- x -J _j -J a. 3: Q- »• ex. ex QC 1-UJ —J ctt- ^- UJ (_> LJ C J U'-'Cfc a_t— U O

a <J. •- u i2"ixa.>u> LUl_) u ex i. LUUJ <l 3UJ h-a a - OI —-Set 1— CD <. ex. LU a

a. h-> OOUJ H- Q-SULjO O SI • LU z »—

1

LUOoO DC"—

1

K or) hi-i- >x ..LU LU a » 00v-cc *-4\ 1• UJZ cx: (— LO LOlXLU -<>i Z) 0: _l zZOOJ >•-'- co>—' • LU • oooujlu'Jjzos: Q. _l _l u. H-4

i-hSO - l/» OLUf-UJ^ZUJ—IJJOS X < 2Z << OQ-OO IZ-J -nxcoeOcaf-iiU—i LU—

.

> r-l —Il_) -ZCtor. UJQ.OI- CCh-iCO(/1C!0<<<'-05:< t-o O >• 00 O

»

<LUQ X t— '<'j<lQiiQH>Hi-iH UJ or. O QL + —

Y- Q—I f-t- t— LL5lLUS:_JQ.-JQLU<QrD'iJ:>_JCt 0 UJ in O Z _l

< WDlO >—'LU_JOt-i »-h<.Q. <I<t <!•-<<; a. cm o_ 5T >o LU »

> IUD- • • Z X—11— <i •<; lu>>>>qluu_ 51>- O UJ t-nO t-oczlu 00 •—i • <h- ><x> .aa. oca LU> (X. t- s: at\i z u.

*• CJCJ> UJ t->L'<0<(- 0>>>-U_ i-q; Q. z —

»

u t-l_)<. _J ZliiZ CO 1— z- 5:ctixixo<io'-) a _j * l_) O >o (/> 00 CQ ocxtlucx: 00 ooujcllu<<< 1- x UJ < ^v CO Zh_J < < •-•OS:uu>-oo>-ooxox'-"-"-<cxujz Qlu X r> > 1- < OQ«_» S. O 1—

1

t— 1— UJC'DCLUQ-UJuJI— _j_j_iluQlu as (— — K- --^l—

1

z —~ -zH- <U-(- ex <uocxujocx:CLxa:2

|wmwihi-i|- < O ^0 LU H=5 OfO < O Oh2QSaulU<XXX2WZ v. u X < z CC > mQa. JJ > oujuj^LUQujQzsiunoDnzo 0 t- •

1 • X ex OOZowz _icoqi-ix<x<:>-'- a.<<<^ -!<_> _j 2: t— z LU K- Z3 O o<ai ex: 1-0 u. •3.LU w u>o—

1

X OC3 O S CL

z D_(-iQ >s: cc • 1— u • UJ ^-1

•—

t

coca \ u ^ _i 1 —J LU 2: LU

t- Z> 00 ex; z 1 LU —

a

X xzZ> O0C0»-H z H- Q. LUZ t—

'

11 II 1- 1- II h-LUo 1—

«

O O ^-tr\i JO • _j 11 3 11 < LUCX oooi/l z CD l~ a; ao.Q-> lus: QC— a: 0. *-* > CL {-}.£.

m »—ll

t—i < —is: x (_) QIZSm > h-5. ^- <_) OLJ s. an Q. X Zhz> xzx UJ <LU LU Z LJLULULUQ •d <z:o LU ^:u-lj^: CJ U LU 1—t UJ</> (—1-1 h- X —i >x ;r i-h <CI— h-t-Z 00 -o OO t—"—

1

1<—

t

u <it— (_) 1- LLCO

oooooooooooooooooooooo<->ou oooin

76

Page 154: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 155: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

<to

u.2:LU

O —1

(_l

_) _J— <.

>< LLw O +

# H C\J

I Q.> O s:—

1

1—

<

LUQ CC t-Z —

LU r-l •»•

1 X Q.h- -IX C\J

O Q.LU-OQ-O O 2:1- in 5;-J »~ LU CNJLUCLw 1- »• h-XCX

</5 Q_# LUU1 LU #2: V.H-Z

r> *• OJ .-1 || 1—

1

> _i h-Q-Q•—I < O—XiQ +Q > in LULua2 ND|-t-<0

LU O w^.t_JII X II 5! II _J

»- II > zr-l r-* M (M CC II C£Q. LU D. Q-Q.Q 351 > S>ZSZUI-QLU < Lu<iujajajcjiJ-i2:1- CO h-l^H-l— 2Z—ILX0J

000

77

Page 156: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 157: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

LUUJQ—1<cos:<

a.o<

o coOh- LU<HD»ZZLtor <4

LUOX-JU.OCD • >v

LU LUIJJ Oinz>t- ^«/ji-<'aji/) -^

o. .£>- u.LULU CO

LUQ-XK30 ^h-h- 2 O

0-« rHllixlus: ^00)005." ^

D-i-Ki ,£aoaLU Ct(_) ^

<i a: o cr>

111 UJQ. iN — OXOOJ ^-i CM Oi-h- s: t-szoa ujo. • c

I— »-i_jar o ljj ro t—<r rs > coocm »

- OLU »-\ t- o CM h-O>XX U_(\J O •^ s>v •• 30UJQtl/}»- O O O 1-4— rH LOO_JO •'-< LOCC U~\ OLU CMCO——ISh-O Q-^» CMO cm -~moo— do<Hjj»-i(_ cq „ai •• <. 2:01— "-a:

US •> rH rHCD^: -? ^'-' LU i-H •

- «0i CO -» —w II O O CM — LUI •» 5:0 \ 110 11 Oh Ln 11 >-> zz z 1102:O LULLO »-r- O OLUOh- O CC "-"

I o •

Z ZOl^I h-r*- 1—••—I i-ii-l<J3st>-"LU—-~0-» Q-h- LU'-'rHO - OID-H - OQ l^hO ZLL<3 •—

a. t-co<z os or- vj-r- 11 c>— ollcmluo -~o— ^2cor-rMOh- O CQh- O— Ow DO^Hwan OOO -.O— -

LU OZSa OO -J-LU— -tLULU CC »-LOO Ollh--J-LU<2: ccax. qcco h-r-i h-o o r— 0--I ^ z. \~ ^cmt\•-< coh-ctLu ceo 1 1 1 < mo od w>j- • f-mj >—iw^,-<t- 020a. (iDooct-c^^ oc r~ r-^cjocxao^oO COOO< UJa:4-Q2h02 LU ww O_£0r0 zO OOlh- O < LUOLU LU 2: OHCC CO Q. LU<1 II 5: _) I— (— )— (— "-'II h-OCD >-<LU LU h-l— Ct _J w >-h H-i h-O-) ixui «2<i<i o < cccja. a. u.<iauj^CO h-h-h-h- "-"Q^ LL. O _£0:£ 3 m^OCCOI

moo f* cm mm vr a> o>HOO O O O <T<

o000000

78

Page 158: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 159: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

<3

CX*ox COXO ex • •"

o LU 0>

oo •1- O CM2< - O LU X*—t

>•< a 1—

t

—3: CXCX K«

1

—1 *o

OtX 2 CJ<I > 1— f-l

_)<l O XX U ^_ILU 1—

t

LUO tCX •*

02 (- X X ro^-iLL < - CMlT •» a. >—

1

M H fOLUQ CD r-

LULU LU 2 H-J LU O —12 cc hAUUJ CC vTO1— •—

Q- ^<;i-i r- •» CM CMi LX O CULL. Q-

2- LU *£<J><. LJ X — ••

HH \- ZiZlliC • •—1 CM CMLU 2 ooo< •• rfid

uj2 t—

1

LL_J IQ a -o>—

>

_lh- LU en ^ » ••

<_j f-C< H- O XX'O LOO00 OOhcCW OXCM CM--t

00 <£ ^t-OX3 •- *c>-—<LU>—

1

LUO< X OH-— -* •. ».

x 00 CXcXXu. X X Q. LL. vo—tinV LU lulucxx 2 -LL. (M CM

cc2 O 2: *—*t-n (LU co 23 ^^ •*

O- < <XX^ O LUCCX OCT* *•

CC 00 2rX w>-i ^Q-> 1— _IOh- <-OlM--l

cccc O0 wOhl-C'JJil •* 20 OXLULU LU ozzzno luct»-<0 •+- cx • •

CD x 0C LU Ol 5,£ 3:5-

D_o->Cr'< ZJXvOO2X 010-0020111 >-5":a. — N—

O 2Xh-h-025: 1— a-2 -o »•

2 a: •-31 LL1 ~co * ». —to a -it/;1

• CM—

O

CMni-rx cc 2 rOlLLU -^CMCMzo CC in 00 LU LL <t—X (X O

-~ 4-1 or LU -t r->r -ioxsoi-cm ••

2cxct: x oaorxoca.O'-ia^o~-0_LU <c1 r-< 0>20>--0~-CM<M0C 0:2 C\JO <<:

LL.

05: Oi-1 O0^< >vV.^) •• •-

cc<Z 0-I2 H- •» 1— CXLUCDvOrOcccc IX—

J

1-1 3 £ »-l-lSXM> r-l <MLUO a«zzo 30. .2 XX 00< V.

O-ft £flUZ«ZH OX33XO00 •-

LUC£# 3 000003 OLUOOOX O-t2X# 00 <00 00OCl <(-•-i<cacX2o0•-1CO0C SSNSOSt-DO txa 1—iQ_mDooct: a LULU222 2O0XCM

or ota.1 OOOOOO 2;CXOOX OCC1 luxixxxs:x< •<Ow# CX 5. t-^xxx^xt-oox-* QCJU'COU^ON 2-£0000 >-"<CMO0H-# LuzmHH(\jro -'•-'OOOOOQ

UOUUUUUOUOOUL) 000

LL —

.

— J3 OO vO <3 CM CM —CD CM CM CMQ —. (T)

- O »• •• i-jo-OIJJ—. LT\ rO f\J^n(NJ K _

.

X QLl—

1

r-t—. 51 ^^O f-— •- o •> • •« o

OX ^H 'HdiLI^ ^MULO0 OX p-l r-(2CM —lt-<-0I— 13 ». •• t-H •• 2 CD^£ «-CO O »-2 •—• ••-« *•>LU ^-IO —00-~-<.0 O O 5LQC^<.K- mxrOLnoo »-oo ->s> no 002 11 11 a' X-J-xoX 0211o -uj •- "-cir cx cx o 11

O 1—1-» P- r^,-<LU »-LU »-LUi-l<I "-!>-iLU ^ -^ i-H r-l O — LU

2 OX2 •— ——t .—11— .—

11— —I HJO-Z

X ^tO-TLl-sO -t H*.w3w3*-2«lU<MJ.'-iCX COCOI— CD2 wSw XOXOXLUSII— COLLI—cx >zomii acxaoa:2cx2iX_icx«-i 02o 01a cx i-Kro<<uoooaoocxo.Qoo 0000 11 xi— o-xxq_xolloxox:5QC'0

22 11 <lu a. <-< _i_ijjj_i_j_j_j —i—

1

^ 2: 11 ixa_i-iJj-JJjj_i 11 _i_i

< lu x co <. <. <.<i <i <. <5 <l<. <.«=!

00 l-t-H20000000000XOOo -•o oco co

79

Page 160: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 161: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

hhQ.

II LU

ziiaa.Q.1—

Q

a maj2r

80

Page 162: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 163: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

BIBLIOGRAPHY

1. IBH Form A22-6843-3, IBM Sy_stem/360 1^0 Interface

Channel to Control Unit^

2. The University of Michigan Memorandum 13, System/360

Interface Engineering Repcrt, by David "ills, pp. 3-39,

November 1967 (Defense Documentation Center AD 667655).

3. Husson, S.S. , Microprogramming^ P£iH2iHls§ and

ll§ctices, pp. 1-19, Prentice-Hall, 1970

4. Intel MCS-J Micro Computer Set Users Manual, March 1973

81

Page 164: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 165: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

INITIAL DISTRIBUTION LISI

1. Defense Documentation Center

Cameron Station

Alexandria, Virginia 22314

2. library, Cede 0212

Naval Postgraduate School

Monterey, California 93940

3. Asst. Erof . K.H. Brubaker, Code 72BH(Thesis Advisor)

Computer Science Group

Naval Postgraduate School

Monterey, California 93940

4. Asst. Prof. V. M. Powers, Code 52PW (Second Reader)

Computer Science Group

Naval Postgraduate School

Monterey, California 93940

5. IT Eaiirundo Nonato Daniel Duarte, Brazil (student)

515 Eighth Street

Pacific Grove, California 93950

6. Chairman, Computer Science GroupNaval Postgraduate SchoolMonterey, California 93940

82

Page 166: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 167: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

SECURITY CLASSIFICATION OF THIS PAGE fUTien Dnta Entered)

REPORT DOCUMENTATION PAGE READ INSTRUCTIONSBEFORE COMPLETING FORM

1. REPORT NUMBER 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER

4. TITLE (and Subtitle)

A Microprogrammed I/O Interface

S. TYPE OF REPORT & PERIOD COVEREDMaster's Thesis;

March 1974

6. PERFORMING ORG. REPORT NUMBER

7. AuTHORfJ;

Raimundo Nonato Daniel Duarte

3. CONTRACT OR GRANT NUMBERf*)

9. PERFORMING ORGANIZATION NAME ANO ADDRESS

Naval Postgraduate SchoolMonterey, California 93940

10. PROGRAM ELEMENT, PROJECT, TASKAREA 6 WORK UNIT NUMBERS

It. CONTROLLING OFFICE NAME AND ADDRESS

Naval Postgraduate SchoolMonterey, California 93940

12. REPORT DATE

March 1974'3. NUMEER OF PAGES

1*. MONITORING AGENCY NAME A ADDRESSfJ/ dltlerenl lion Controlling Oitlce)

Naval Postgraduate SchoolMonterey, California 93940

15. SECURITY CLASS, (ol this report)

Unclassified

15«. DECL AST.IFI CATION/' DOWN GRADINGSCHEDULE

16. DISTRIBUTION STATEMENT (o! this Report)

Approved for public release; distribution unlimited.

17. DISTRIBUTION STATEMENT (of the abstract entered In Block 20, 11 dltlerenl trom Report)

18. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse aide it necaasary and Identity by block number)

20. ABSTRACT (Continue on reverse aide It neceeaary and Identity by block number)

This thesis presents a basic hardware model suitable for most sequentialmicroprogrammed devices. A software system is described which allows the useof an assembly-level programming language instead of the binary representationof microcodes. The implementation of a microprogrammed input/output interfaceis presented as an example of use of both the hardware and software.

DD ,^73 1473(Page 1)

EOITION OF I NOV 65 IS OBSOLETES/N 102-014- 6601 |

SECURITY CLASSIFICATION OF THIS PAGE (\*hen Data Entered)

83

Page 168: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 169: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

CtCUHITY CLASSIFICATION OF THIS PAGEf»?>en Data Enfararf)

DD Form 1473 (BACK), 1 Jan 73 _

S/N 0102-014-6G01 SECURITY CLASSIFICATION OF THIS PAGEfttThan Data Ent.fd)

84

Page 170: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level
Page 171: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

V.SjUHT*

1 * tfAft^6 JA« CU

22 8

^3.Thesis

078325 Duarte^^^^^^ I/Q

interface.

!SJUH742 25 062 2 3

2HO**2529 1

ThesisD78325 Duarte

c# l A microprogrammed I/O

interface.

3363

Page 172: MICROPROGRAMMED I/O INTERFACE - COREABSTRACT Thisthesispresentsabasichardwaremodelsuitablefor mostsequentialmicroprogrammeddevices.Asoftwaresystem isdescribedwhichallowstheuseofanassembly-level

lhesD78325

A microprogrammed I/O interface.

3 2768 001 89511 3DUDLEY KNOX LIBRARY