Large-Scale SRAM Variability Characterization Chip in 45nm CMOS High end microprocessors continue to require larger on-die cache memory > 6σ of statistics needed to capture the variability of large cache memories Problem: Getting statistics across large designs is $$ and difficult Solution: Customized instrumentation on-chip
4
Embed
Large-Scale SRAM Variability Characterization Chip in 45nm CMOS
Large-Scale SRAM Variability Characterization Chip in 45nm CMOS. High end microprocessors continue to require larger on-die cache memory > 6 σ of statistics needed to capture the variability of large cache memories Problem: Getting statistics across large designs is $$ and difficult - PowerPoint PPT Presentation
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Large-Scale SRAM Variability Characterization Chip in 45nm CMOS
High end microprocessors continue to require larger on-die cache memory > 6σ of statistics needed to capture the variability of large cache memories Problem: Getting statistics across large designs is $$ and difficult Solution: Customized instrumentation on-chip
Large-Scale SRAM Variability Characterization Chip in 45nm CMOS
Conventional Metrics – RSNM, IW, etc. Limited silicon data Cannot correlate to cell bit fails in functional SRAM
SRAM macros All-internal-node access 360 CUTs per chip
2.2mm×2.2mm
Large-Scale SRAM Variability Characterization Chip in 45nm CMOS
Large-Scale SRAM Metrics – SRRV, WWTV, etc. Silicon data measured for each SRAM cell Characterized under natural operating environment Correlate to cell bit fails in functional SRAM
Functional SRAM arrays Direct bit-line access 768Kb per chip
Switch Ctrl
SENSE
FORCE
6-bit DAC
4-Terminal
Switch Network
4×64Kb SRAM Array
2.2mm×2.2mm
Large-Scale SRAM Variability Characterization Chip in 45nm CMOS
The large-scale read/write margin measurements showed excellent correlation, near failure, to SRAM DC RSNM and IW measurements
µ/σ yield estimates has been shown to be highly dependent on the read stability or writeability metric used and is therefore unsuitable for estimating yield
Large-scale characterization of SRAM read stability and writeability is critical for SRAM failure modeling and can be used to complement BIST and nano-probing
Acknowledgement: NSF, C2S2, IBM Faculty Partnership Award, STMicroelectronics