CS498 Networking Lab Spring 2012 Lab 4: Exploring Real Gigabit Ethernet Switches Instructor: Matthew Caesar Due Ethernet is probably the most widely used networking technologies. Gigabit Ethernet switches are common layer 2 networking devices for building wired local area network (LAN). Most switches consist of three components: buffers to handle congestion; algorithms to make scheduling and switching decisions; and switching fabric to forward data from one port to another. Different switches have different architecture designs and usually that information is not public-available. In this lab, we will explore the difference in the seemingly similar commodity switches, including scheduling policy, delay, and queueing buffer mechanism. Notes and FAQ 1. Login username and password user: cs498student password: cs498student (also the root password) 1 Testbed Component Description The testbed uses the following hardware and software to instrument, transmit, and capture Ethernet frames at line rates. 1.1 NetFPGA card, packet generator [1][2] To generate traffic up to line rate with user configured parameters such as frame size, sending rate and inter-frame gap. The data flows generated in this MP are Constant Bit Rate (CBR) Ethernet raw frames in pcap format. It can also capture frames at line rate. 1.2 Switches 3COM 3CGSU08 NetGear GS108v2 1.3 PackEth A Linux GUI packet generator tool for Ethernet. It is used to create customized input traffic files for this lab. 1.4 Wireshark A free and open-source packet analyzer. It is used for input traffic creation as well as output traffic analysis.
12
Embed
Lab 4: Exploring Real Gigabit Ethernet Switchescaesar.web.engr.illinois.edu/courses/CS498.S12/labs/lab4... · 2018. 7. 10. · Lab 4: Exploring Real Gigabit Ethernet Switches Instructor:
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
CS498 Networking Lab Spring 2012
Lab 4: Exploring Real Gigabit Ethernet Switches
Instructor: Matthew Caesar Due
Ethernet is probably the most widely used networking technologies. Gigabit Ethernet switches
are common layer 2 networking devices for building wired local area network (LAN). Most
switches consist of three components: buffers to handle congestion; algorithms to make
scheduling and switching decisions; and switching fabric to forward data from one port to
another. Different switches have different architecture designs and usually that information is not
public-available. In this lab, we will explore the difference in the seemingly similar commodity
switches, including scheduling policy, delay, and queueing buffer mechanism.
Notes and FAQ
1. Login username and password
user: cs498student
password: cs498student (also the root password)
1 Testbed Component Description
The testbed uses the following hardware and software to instrument, transmit, and capture
Ethernet frames at line rates.
1.1 NetFPGA card, packet generator [1][2]
To generate traffic up to line rate with user configured parameters such as frame size,
sending rate and inter-frame gap. The data flows generated in this MP are Constant
Bit Rate (CBR) Ethernet raw frames in pcap format. It can also capture frames at line
rate.
1.2 Switches
3COM 3CGSU08
NetGear GS108v2
1.3 PackEth
A Linux GUI packet generator tool for Ethernet. It is used to create customized input
traffic files for this lab.
1.4 Wireshark
A free and open-source packet analyzer. It is used for input traffic creation as well as
output traffic analysis.
2 Initial Setup
2.1 Open a terminal and get the root privilege by typing
su
2.2 Check the availability of all four NetFPGA interfaces by typing
Ifconfig
And you should see all four interfaces: nf2c0 to nf2c3
2.3 Check environment variable NF_DESIGN_DIR
echo $NF_DESIGN_DIR
you should see /root/netfpga/projects/packet_generator, if not, set it to the above
path
2.4 Reprogramming the CPCI on netFPGA card by
/usr/local/sbin/cpci_reprogram.pl –all
You should see “CPCI on NetFPGA 0 has been successfully reprogrammed”
2.5 Load packet generator module into the NetFPGA card by