A A B B C C D D E E 1 1 2 2 3 3 4 4 Title Size Document Number Rev Date: Sheet of Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Issued Date Deciphered Date LA-4111P 0.4 Cover Sheet Custom 1 54 Friday, March 07, 2008 2007/08/02 2008/08/02 Compal Electronics, Inc. Schematics Document REV:0.4 2008-03-07 Mobile AMD S1G2 CPU with ATI RS780M(NB) & SB700(SB) core logic Compal confidential [email protected]
54
Embed
Hp Compaq Presario Cq40 Amd Uma - Compal La-4111p Jbl20 - Rev 0.4
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
Cover SheetCustom
1 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Schematics Document
REV:0.4
2008-03-07
Mobile AMD S1G2 CPU with ATI RS780M(NB) & SB700(SB) core logic
Compal confidential
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
Block DiagramCustom
2 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Compal Confidential
Thermal SensorADM1032ARMZ
Fan conn
AMD S1G2 CPU638-PIN uFCPGA 638
Mini-Card*2
16X16
ATI RS780M
Power On/Off CKT.
LPC BUS
DC/DC Interface CKT.
Page 4, 5, 6, 7
Page 10, 11, 12, 13, 14
Page 8, 9
Page 19, 20, 21, 22, 23
Page 24
Page 24
SATA ODD Connector
Page 25
Page 19
RTC CKT.
ATI SB700
Power OK CKT.
Touch Pad CONN. Int.KBD
KBC
Realtek8102E(10/100M)
RJ45/11 CONN
PCI-E BUS*5
BANK 0, 1, 2, 3
LED
DDR2-SO-DIMM X2
SATA HDD Connector
SATA Master-1
SATA Slave
A-Link Express II4X PCI-E
Page 26
Page 26
14" UMA PA Only Page 24Multi-Bay HDD/ODD Option Connector
SATA Slave
SATA Master-2
Page 31
e-SATA Connector
Consumer AMD 14" UMA - Ripley (JBL20)
Page 17
Express CardPage 26
WLAN & WWAN
Page 28 Page 29
Page 31
Page 31
P41
Page 33
Page 33
Page 36
CRT
LVDS PanelInterface
Page 16
Codec_IDT9271B7Audio CKT AMP & Audio Jack
TPA6017A2
USB conn x2
USB2.0 X12
Azalia (HDA I/F)
BT Conn
Mini-Card WWAN
Page 6
Page 4
HDMIPage 18
Clock Generator SLG8SP626VTR
Page 15
72QFN
14" Only
ENE KB926
Page 34
P35
P35
Page 12
Side-Port DDR2 SDRAM256Mbits(16Mbx16)
DDR2 400MHz
Hyper Transport Link
Page 25
SPI ROMSST25VF080B
Page 32
Page 17
USB WebCam
Page 34
Consumer IR SPI
Docking CONN.*RJ-45(LED*2)*RJ-11(Pass Through)*CRT*COMPOSITE Video Out*S-VIDEO OUT*SPDIF*Headphone/Line Out L/R*Stereo Mic L/R*Volume Control*Consumer IR*USB x1*DC JACK
page 35daughter board
FingerPrinter AES1610USBx1
daughter board
daughter board
Page 35
DDR2 800MHz 1.8VDual Channel
Page 34MDC V1.5 daughter board
AccelerometerST LIS302DLTR
Page 30
Page 27
CardReaderJMicronJMB385-LGEZ0A
daughter board
Page 31USB conn x1
Page 27
CardReader Socket
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
Notes ListCustom
3 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Voltage Rails O MEANS ON X MEANS OFF
O
O
X
+0.9V
S3
+3VS
X
X
+3VALW
+5VS
S1
O
+2.5VS
+CPU_CORE
OO
OO
X
X X
+VCCP
powerplane
O
O
O
O
O
X
S5 S4/ Battery only
X X X
+B
State
+1.5VS
+1.8V
S5 S4/AC & Batterydon't exist
S5 S4/AC
+5VALW
S0
O
O
Symbol Note :
: means Digital Ground
: means Analog Ground
SERIAL SENSOR
SMB_EC_CK2
SOURCE
KB926
INVERTER BATT EEPROM
THERMAL
SODIMM CLK CHIP
SMBUS Control Table
MINI CARD
SMB_EC_DA2
SMB_EC_CK1
SMB_EC_DA1
KB926
LCDADM1032
XX X X
XX X
XXX X
XV V
V1 0 1 0 0 1 0 0A4
I2C / SMBUS ADDRESSING
1 0 1 0 0 0 0 0
D2
A0
CLOCK GENERATOR (EXT.)
HEX
DDR SO-DIMM 1
ADDRESS
DDR SO-DIMM 0
1 1 0 1 0 0 1 0
DEVICE
+VGA_CORE
+1.8VS
+0.9VGA
+1.2VS
HEX
98H
HEX
16H
EC SM Bus1 addressDevice
A0H 1010 000X b
Address Address
EC SM Bus2 addressDevice
1001 100X b0001 011X bSmart Battery24C16
CPU9AH 1001 101X bADI1032-2 CPU
L Layout Notes
Slot 2I / IICPU &
VI2C_CLK
I2C_DATARS780M X X X X X X X
V VSCL0
SDA0SB700 X X X X X
HDMI
XXX
DDC_CLK0
DDC_DATA0RS780M X X X X X
DDC_CLK1
DDC_DATA1RS780M X X X X X
X X X VX X X X
XX
XX XXSDA3 XSB700SCL3 XX
XX XXSDA1SB700
SCL1 XXX X V
X XXX XXSDA2 XSB700
SCL2 XXX X
Please see VGA@ as no install. No support RX780M.
G-Sensor
X
X
XXX
X
V
X
X
: Question Area Mark.(Wait check)
"*" as default BOM setting*PA@ : means install when Ripley PA. PR@ : means install when Ripley PR. RM@ : means install when Rachman.*RP@ : means install when Ripley. SIDE@ : means install when SidePort support.*CY@ : means install when Function Board-Cypress.*ENE@ : means install when Function Board-ENE. @ : means just reserve , no build 45@ : Install when 45 level Assy.
VCPU
ADM1032
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
H_CADIN1
H_CADIN0
H_CADIP3H_CADIN2H_CADIP2
H_CADIP1
H_CADIN3H_CADIP4
H_CADIN5
H_CADIN4H_CADIP5
H_CADIN6
H_CADIN8
H_CADIN7
H_CADIN9
H_CADIP8
H_CADIP6
H_CADIP7
H_CADIN10H_CADIP10
H_CADIN11H_CADIP11
H_CADIP9
H_CADIN13
H_CADIN12
H_CADIP14
H_CADIP12
H_CADIN14
H_CADIP0
H_CADIN15H_CADIP15
H_CADIP13
H_CADON15
H_CADOP13
H_CADON2
H_CADON3
H_CADON9
H_CADON6
H_CADON0
H_CADOP11
H_CADOP8
H_CADOP6
H_CADON13
H_CADOP1
H_CADOP2
H_CADOP4
H_CADOP5
H_CADON12
H_CADON7
H_CADON5
H_CADON10
H_CADON8
H_CADON4
H_CADON1
H_CADOP12
H_CADOP15
H_CADOP9
H_CADOP10
H_CADOP14
H_CADOP7
H_CADOP3
H_CADOP0
H_CADON14
H_CADON11
+VCC_FAN
H_CADIN[0..15]
H_CADOP[0..15]
H_CADON[0..15]
H_CADIP[0..15]
+VLDT_B
H_CADON[0..15] 10H_CADIN[0..15]10
H_CADOP[0..15] 10
H_CLKIN010
H_CLKIN110H_CLKIP110
H_CTLIN110
H_CLKIP010
H_CTLIP110 H_CTLOP1 10
H_CLKOP1 10
H_CADIP[0..15]10
H_CLKOP0 10H_CLKON0 10
H_CLKON1 10
H_CTLON1 10
H_CTLOP0 10H_CTLON0 10H_CTLIN010
H_CTLIP010
FAN_PWM33
+1.2V_HT
+1.2V_HT
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
AMD CPU S1G2 HT I/FCustom
4 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
250 mil
VLDT=500mA
PWM Fan Control circuit
Athlon 64 S1Processor Socket
Near CPU Socket
VLDT CAP.
If VLDT is connected only on one side, one4.7uF cap should be added to the islandside.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
AMD CPU S1G2 CTRLCustom
6 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
2200p change to1000p for ADT7421
Address:100_1101
HDT Connector
NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ONLY.
Address:100_1100
+1.8V sense no support
0718 AMD , need check with AMD
0718 Silego -- 216 ohm
Place close to CPU wihtin 1.5"
VDDA=300mA
as short as possibleroute as differential
testpoint under package
Close to CPU
Close to CPU
9/20 SP020016900
0718 AMD --> 1K ohm
FDV301N, the Vgs is:min = 0.65VTyp = 0.85VMax = 1.5V
EC is PU to 5VALW
2.09V for Gate
02/12 Remove R59.
02/15 Follow Trinity design.
02/15 Reserve C16.
02/15 Change R18 and R19 from 390 to 2.2K ohm.
02/27 Change net name to EN0.
03/04 Reserve R175, R814, C939, Q127 and Q129.
R488 10_0402_5%
1 2
R9 300_0402_5% 1 2
U2
ADM1032ARMZ-2REEL_MSOP8
VDD1
ALERT# 6
THERM#4 GND 5
D+2
D-3
SCLK 8
SDATA 7
R31 300_0402_5%@12
R15300_0402_5%
12
R34 300_0402_5%@12
R487 10_0402_5%
1 2
T10PADT11 PAD
C203900P_0402_50V7K 1 2
R8169_0402_1%
12
R16 0_0402_5%1 2
G
DS
Q127FDV301N_NL_SOT23-3
@
2
13
R25 0_0402_5%1 2
R36300_0402_5%
12
T13PAD
R485 10_0402_5% 1 2
T4 PAD
T43PAD
R484 10_0402_5%
1 2
C190.22U_0603_16V4Z
1
2
C27
2200P_0402_50V7K1 2
L1
FBM_L11_201209_300L_08051 2
EB
C
Q2MMBT3904_NL_SOT23-3@2
3 1
JCPUD
FOX_PZ6382A-284S-41F_GRIFFINCONN@
VDDA1F8VDDA2F9
RESET_LB7PWROKA7LDTSTOP_LF10
SICAF4SIDAF5
HT_REF1P6 HT_REF0R6
VDD0_FB_HF6VDD0_FB_LE6 VDDIO_FB_H W9
VDDIO_FB_L Y9
THERMTRIP_L AF6PROCHOT_L AC7
RSVD2A5
LDTREQ_LC6
SVC A6SVD A4
RSVD6 C5RSVD4B5
RSVD1A3
CLKIN_HA9CLKIN_LA8
DBRDYG10TMSAA9TCKAC9TRST_LAD9TDIAF9
DBREQ_L E10
TDO AE9
TEST25_HE9TEST25_LE8
TEST19G9 TEST18H10
RSVD8 AA7
TEST9C2
TEST17 D7TEST16 E7TEST15 F7TEST14 C7
TEST12AC8
TEST7 C3
TEST6AA6
THERMDC W7THERMDA W8
VDD1_FB_HY6VDD1_FB_LAB6
TEST29_H C9TEST29_L C8
TEST24AE7
TEST23AD7
TEST22AE8
TEST21AB8TEST20AF7
TEST28_H J7TEST28_L H8
TEST27AF8
ALERT_LAE6
TEST10 K8
TEST8 C4
RSVD3B3
RSVD5C1
VDDNB_FB_H H6VDDNB_FB_L G6
RSVD7 D5
KEY2 W18
MEMHOT_L AA8
RSVD10 H18RSVD9 H19
KEY1 M11
C23
0.1U_0402_16V7K
1
2
R486 10_0402_5% 1 2
C21 3900P_0402_50V7K 1 2
C939 0.1U_0402_16V4Z@
1 2
R29 300_0402_5%@12
R30300_0402_5%
12
R10 10K_0402_5%
1 2
C26
0.1U
_040
2_16
V4Z 1
2
R18
2.2K_0402_5%
12
T12PAD
R7 0_0402_5%1 2
SAMTEC_ASP-68200-07
JP3
@
2468
101214161820222423
21191715131197531
26
R28 300_0402_5%12
T42PAD
R24 300_0402_5%@1 2
T9 PAD T8PAD
R35 300_0402_5%@12
+C16100U_D2_10VM
@
1
2
R22 1K_0402_5%1 2
R40
220_
0402
_5%
@1
2
T5PAD
R14 44.2_0402_1%1 2
R27 300_0402_5%@12
U1
NC7SZ08P5X_NL_SC70-5@
B 2
A 1Y4
P5
G3
T7PAD
R37
220_
0402
_5%
@1
2
R32 300_0402_5%@12
R41
300_
0402
_5%
12
R13 44.2_0402_1%1 2
R5 300_0402_5%
1 2
C
BE
Q3
PMBT3904_SOT23
1
2
3
R814
34.8K_0402_1%~N
@12
R6 0_0402_5%@1 2
C240.01U_0402_25V4Z
@
1
2
T6PAD
R19
2.2K_0402_5%
12
C250.01U_0402_25V4Z
@
1
2
R26 300_0402_5%1 2
T14PAD
C174.7U_0805_10V4Z
1
2
R175
20K_0402_5%
@
12
R33 300_0402_5%@12
R23 1K_0402_5%1 2
C220.01U_0402_25V4Z
@
1
2
C18
3300P_0402_50V7K
1
2
R59 0_0402_5%@1 2
R489 10_0402_5%
1 2
R39
220_
0402
_5%
@1
2
R17
300_0402_5%@
12
R21300_0402_5%
12
R38
220_
0402
_5%
@1
2
R11 10K_0402_5%@12
G
DSQ129
FDV301N_NL_SOT23-3
@
2
13
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
+0.9V
+CPU_CORE_0
+CPU_CORE_0
+CPU_CORE_0
+1.8V
+1.8V
+1.8V
+1.8V +1.8V
+0.9V
+0.9V
+CPU_CORE_NB
+1.8V
+1.8V
+CPU_CORE_1
+CPU_CORE_1
+CPU_CORE_1
+CPU_CORE_NB
+CPU_CORE_1+CPU_CORE_0
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
AMD CPU S1G2 PWR & GNDCustom
7 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
A: Add C165 and C176to follow AMD Layoutreview recommand forEMI
Between CPU Socket and DIMM
180PF Qt'y follow the distance betweenCPU socket and DIMM0. <2.5inch>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
RS780-HT/PCIECustom
10 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
NEED CHECK R68 & R69 WITH AMD
0718 Place within 1"layout 1:2
0718 Place within 1"layout 1:2
LAN10/100
WLAN
New Card
CardReader
DP0GFX_TX0,TX1,TX2 and TX3
RS780M Display Port Support (muxed on GFX)
DP1GFX_TX4,TX5,TX6 and TX7
AUX0 and HPD0
AUX1 and HPD1
TV Tuner
9/20 SA00001ZG00(A11) S IC 216-0674001-00/RS780M FCBGA528P 0FH
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
RS780 VEDIO/CLK GENCustom
11 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Strap pin
AVDD=100mA
Strap pin
PA_RS780A4placement close to NB ball
NB temp to SB
Strap pin
L 0.08A/10mil/1vias02/18 Change R371 from 10K to 300 ohm.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
RS780 Side-Port DDR2 SDRAMCustom
12 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Side Port disable,VREF need connect to +1.8VS for DDR2
Layout Note: 50 mil for VSSDL
MEM_COMP_P and MEM_COMP_N tracewidth >=10mils and 10mils spacing fromother Signals in X,Y,Z directions
220 ohm @ 100MHz,2A
9/20 SA000012G20 S IC D2 32M16 HY5PS121621CFP-25 FBGA 84P
02/15 Remove L96.02/15 Change L12 and L13 from bead to 0 ohm resistor.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
RS780 PWR/GNDCustom
13 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
2A
2A
2A
2A
VDDA_12=2.5A
VDD_CORE=5A
L Just for RS780M A11 version boot issue
L 0.6A/50mil/4vias
L 0.45A/40mil/3vias
L 0.5A/50mil/4vias
L 0.25A/30mil/2vias
L 0.7A/60mil/4vias
L 7A/280mil/16vias
L 0.15A/30mil/2vias
02/15 Remove L95.
02/15 Change L16, L18, L19, L22 from bead to 0 ohm resistor.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
RS780 STRAPSCustom
14 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
RS740/RS780: Enables Side port memory ( RS780 use HSYNC#)1. Disable (RS740/RS780) 0 : Enable (RS740/RS780)
RX780: Enables the Test Debug Bus using PCIE bus1 : Disable ( Can still be enabled using nbcfg register access )0 : Enable
DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLEb
Enables the Test Debug Bus using GPIO.1 : Disable (RS780) Enable (RX780)0 : Enable (RS780) Disable (RX780)PIN: RX780:NB_TV_C; RS740: RS740_DFT_GPIO5; RS780: VSYNC#
DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb
Selects Loading of STRAPS from EPROM1 : Bypass the loading of EEPROM straps and use Hardware Default Values0 : I2C Master can load strap values from EEPROM if connected, or usedefault values if not connectedRS740/RX780: DFT_GPIO1 RS780:SUS_STAT
DFT_GPIO1: LOAD_EEPROM_STRAPS
RS780 use HSYNC to enable SIDE PORT (internal pull high)
RS780 DFT_GPIO1
RX780 DFT_GPIO1 mux at GREEN(Ball E18) and change pull low form 150 to 3K.
RS780 DFT_GPIO5 mux at CRT_VSYNC pull low to 3K
R101 1K_0402_5%12
D4 CH751H-40PT_SOD323-2@2 1
R105 1K_0402_5%@12
R104 150_0402_1%@1 2
R1064 3K_0402_5%
12
R102 1K_0402_5%@12
R107 3K_0402_5%SIDE@12
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
CLKREQ_MCARD2#
CLK
_XTA
L_O
UT
CLK
_XTA
L_IN
CLKREQ_NCARD#CLKREQ_MCARD2#
CLK
_48M
_USB
_R
CLK_XTAL_IN
CLK_XTAL_OUT
NB_
OSC
_14.
318M
_RSE
L_SA
TA27
M_S
EL
SEL_SATA
27M_SEL
CLK_CPU_BCLK_R
CLK_CPU_BCLK#_R
CLKREQ_NCARD#
CLKREQ_MCARD1#
CLKREQ_MCARD1#
CLKREQ_LAN#
CLKREQ_LAN#
CLKREQ4
CLKREQ4
CLK_48M_USB
NB_OSC_14.318M
CLK_14M_SIO
CLK_PCIE_MCARD0# 27CLK_PCIE_MCARD0 27
NB_OSC_14.318M 11
CLK_PCIE_MCARD226CLK_PCIE_MCARD2#26
CLK_PCIE_MCARD1#26CLK_PCIE_MCARD126
CLK_CPU_BCLK# 6
CLK_CPU_BCLK 6
NBGFX_CLK 11NBGFX_CLK# 11
CLK_PCIE_NCARD 26CLK_PCIE_NCARD# 26
CLKREQ_NCARD# 26CLKREQ_MCARD2# 26
SMB_CK_CLK08,9,20,30SMB_CK_DAT08,9,20,30
CLK_NBHT# 11CLK_NBHT 11
CLK_48M_USB 20
CLK_PCIE_LAN 25CLK_PCIE_LAN# 25
CLK_SBLINK_BCLK#11CLK_SBLINK_BCLK11
CLK_14M_SIO 32
CLK_SBSRC_BCLK# 19CLK_SBSRC_BCLK 19
CLKREQ_MCARD1# 26
CLKREQ_LAN# 25
+3VS_CLK
+VDDCLK_IO
+3VS_CLK
+3VS
_CLK
+VD
DC
LK_I
O
+3VS_CLK
+3VS_CLK
+3VS_CLK
+3VS_CLK
+VDDCLK_IO+1.2V_HT
+3VS_CLK
+3VS_CLK
+3VS_CLK
+3VS_CLK
+3VS
_CLK
+3VS
_CLK
+3VS
_CLK
+VDDCLK_IO
+VDDCLK_IO
+VDDCLK_IO
+3VS_CLK
+3VS_CLK
+3VS
+3VS_CLK
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
Clock generatorCustom
15 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
100M DIFF(IN/OUT)*
HT_REFCLKP
RX780 RS780
NB CLOCK INPUT TABLE
100M DIFF100M DIFF
100M DIFF100M DIFF
14M SE (1.8V) 14M SE (1.1V)
NB CLOCKS
NC vref
HT_REFCLKN
REFCLK_P
REFCLK_N
GFX_REFCLK 100M DIFF
Card Reader
SEL_SATA
* defaultconfigure as normal SRC(SRC_6) output
1*
0
configure as SATA output
MiniCard_2
CPU
MiniCard_1
GLAN
New Card
configure as single-ended 66MHz output1
*0 configure as differential 100MHz output
NB
NB GFX
configure as 27M and 27M_SS output
NB_OSC_14.318M
1 *
0 configure as SRC_7 output* default
RS780
1.8V 75R/100RRX780
1.1V 200R/100R
OSC_14M_NB
27M_SEL
PA_RS7X0A1
* default
Routing the trace at least 10mil
SB LINK SB SRC
Use voltage divider resistor R379 & R380 to pull low
PA_RS7X0A1
9/20 SA00001Z300 S IC SLG8SP626VTR QFN 72P CLK GEN9/20 SA000025B00 S IC RTM880N-795-GRT QFN 72P CLK GEN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
CRT ConnectorCustom
16 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
CRT CONNECTOR
02/22 Change R214, R211, R217 from 150 ohm to 75 ohm.02/22 Change C858, C476, C472 from 22pF to 6pF.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
LCD CONN. / WebCamCustom
17 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
LVDS CONN
80mil
USB_VCCA is +3.9V, R892:100K;R891:215KKohm G916 Vref=1.25V when U54 installG916-390T1UF
9/20 SP02000EA00/SP02000BW00
L Close to JLVDS
80mil
L C718 install when U54 isRT9193-39GB
02/25 Add C1108.
02/26 Add PJP6 to connect to +5VS. Stuff R1013 and reserve R1014.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HDMICustom
18 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
C:Chg. PN to SB770020010.
MP:Update D10 to meet HDMI.
L Change PCB Footprint from SW_WCM2012F2S_4P to KING_WCM-2012-900T_4P
HDMI Connector
03/07 Chagnge R315, R307, R173, R297, R172, R304, R139, R141 from 750 ohm to 715 ohm.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
SB700-PCIE/PCI/ACPI/LPC/RTCCustom
19 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
W=20mils
EC & Debug
STRAP PIN
STRAP PIN
Check AMD need pull low or not
W=20milsW=20mils
Close to SB
Close to SB
9/20 SA00001S510 S IC 218S7EALA11FG SB700 BGA 528P SB 0FH
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
SB700 STRAPSCustom
23 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Internal pull up
RESERVED
DEBUG STRAPS
PCI_AD25 PCI_AD24
USE EEPROMPCIE STRAPS
USE DEFAULTPCIE STRAPS
DEFAULT
BYPASSACPIBCLK
USE ACPIBCLK
DEFAULT
USE IDEPLL
USELONGRESET
USESHORTRESET
USE PCIPLL
DEFAULT
BYPASS IDEPLL
PULLHIGH
DEFAULT
BYPASSPCI PLL
PCI_AD27 PCI_AD26
PULLLOW
DEFAULT
PCI_AD28
SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]
PCI_AD23
LPC_CLK0
ENABLE PCIMEM BOOT
EXT. RTC (PD on X1,apply32KHz toRTC_CLK)DEFAULT
GP17
NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK
DISABLE PCIMEM BOOT
PULLLOW
PULLHIGH
REQUIRED STRAPS
INTERNALRTC
DEFAULT
RTC_CLKLPC_CLK1
CLKGENENABLED
DEFAULT
CLKGENDISABLED
AZ_RST_CD#
ECENABLED
ECDISABLEDDEFAULT
GP16PCI_CLK2
BOOTFAILTIMERENABLED
DEFAULT
BOOTFAILTIMERDISABLED
PCI_CLK3
RESERVED
DEFAULT
IGNOREDEBUGSTRAPS
USEDEBUGSTRAPS
PCI_CLK4 PCI_CLK5
RESERVED
L,H = LPC ROM (Default)
H,H = Reserved
H,L = SPI ROM
L,L = FWH ROM
R35
410
K_04
02_5
%
@
12
R35
010
K_04
02_5
%
@
12
R34
710
K_04
02_5
%
@
12
R34
810
K_04
02_5
%
@
12
R37
62.
2K_0
402_
5%
@
12
R36
52.
2K_0
402_
5%1
2
R35
110
K_04
02_5
%
@
12
R356
2.2K_0402_5%
12
R36
210
K_04
02_5
% 12
R36
010
K_04
02_5
%
@
12
R35
910
K_04
02_5
%
@
12
R37
52.
2K_0
402_
5%
@
12
R36
62.
2K_0
402_
5%
@
12
R34
910
K_04
02_5
%
@
12
R37
42.
2K_0
402_
5%
@
12
R36
410
K_04
02_5
% 12
R35
310
K_04
02_5
%
@
12
R37
82.
2K_0
402_
5%
@
12
R36
110
K_04
02_5
% 12
R35
710
K_04
02_5
% 12
R37
32.
2K_0
402_
5%
@
12
R37
72.
2K_0
402_
5%
@
12
R36
32.
2K_0
402_
5%
@
12
R35
510
K_04
02_5
%
@
12
R35
210
K_04
02_5
%
@
12
R35
810
K_04
02_5
%
12
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SATA_RXP1 SATA_RXP1_C
SATA_TXP1SATA_TXN1
SATA_RXN1 SATA_RXN1_C
SATA_RXP0_CSATA_RXP0SATA_RXN0 SATA_RXN0_C
SATA_TXP0SATA_TXN0
SATA_TXP3SATA_TXN3
SATA_RXP3_CSATA_RXN3 SATA_RXN3_CSATA_RXP3
SATA_RXP1_C 21
SATA_TXP1 21SATA_TXN1 21
SATA_RXN1_C 21
SATA_RXN0_C 21SATA_RXP0_C 21
SATA_TXN0 21SATA_TXP0 21
SATA_TXP3 21SATA_TXN3 21
SATA_RXN3_C 21SATA_RXP3_C 21
+5VS
+5VS
+5VS
+3VS +3VS_HDD1
+3VS +3VS_HDD2
+5VS+3VS_HDD2
+5VS
+3VS_HDD1
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
RTL8111C/8102E 10/100/1000 LANCustom
25 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
LAN Conn.
9/20 DC234001G00
Close to Pin48
Close to Pin1,37,29
Close to Pin45
Close to Pin10,13,30,36
Close to Pin19
Place Close to Chip
40 mils
02/12 Reserve D55 for ESD protect.
02/22 Update JRJ45 connector PCB Footprint.
03/06 Stuff Q144, R1056, R1057, C1077 and reserve R1067.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
PCI-E I/F Card Reader-JM385Custom
27 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Card Reader Connector
Use 0805 type and over 20 mils trace width on both side
8mA sink current
White LED: VF=3V, IF = 10mA, Res = 200 ohm
use for PWR_EN#
Power Circuit
Strap pin for JMicro
25mA
45mA
58mA
1mA
D3 Normal 30mA Deepest 3mA
Ripple 100mV
Ripple 100mV
Ripple 250mV
Ripple 250mV
place near pin 5 andpin 10.
20mil
12mil
reserved power circuit
40mil
L Place R413,C902 close to JREAD.20; R412,C901close to JREAD.26; R411,C900 close to JREAD.37
L At least 20mils
L Place R455~R457 close to U23.42
02/15 Reserve R122 and add pull low resistor R1069.
02/15 Reserve Q53 and R454. Add R1070 to change LED active status. Change net name from CR_LED to CR_LED#.
R10210_0603_5%
12
C6940.1U_0402_16V4Z
1
2
C6860.1U_0402_16V4Z
1
2
R40510K_0402_5%
12
C68910U_0805_10V4Z
1
2
R10200_0603_5%
12
R456 22_0402_5%12
7 IN 1 CONN
JREAD
TAITW_R015-B10-LMCONN@
XD-WP33
XD-D47
MS-DATA3 24
MS-DATA0 17
SD-DAT2 30
SD-DAT0 14
SD-CMD 25
MS-DATA1 15
XD-D65 SD-DAT3 29
SD-DAT1 12
XD-ALE35
XD-D032SD_CLK 20
XD-D29
MS-INS 22
MS-DATA2 19
MS-SCLK 26
XD-RE38
MS-BS 13
XD-D56
XD-D74
XD-D110
XD-CE37
XD-R/B39
XD-D38
XD-WE34
MS-VCC 28
7IN1 GND11
XD-CLE36
7IN1 GND31
SD-VCC 21XD-VCC3
XD-CD40 SD-CD-SW 1
SD-WP-SW 2
7IN1 GND417IN1 GND42
SD-DAT4 27SD-DAT5 23SD-DAT6 18SD-DAT7 16
C696270P_0402_50V7K
1
2
R106 10K_0402_5%
12
C895
0.1U_0402_16V4Z@
1
2
R111 4.7K_0402_5%
12
C902100P_0402_25V8K
@
1
2
R40910K_0402_5%
12
U22
G5250C2T1U_SOT23-5@
IN3EN4 OUT 1
OUT 5
GND2
R45 10K_0402_5%12
R124
10K_0402_5%
12
T45PAD
R121 4.7K_0402_5%
12
G
D
S
Q53
2N7002_SOT23-3
@2
13
R457 22_0402_5%12
C688
0.1U_0402_16V4Z1
2
C900100P_0402_25V8K
@
1
2
C697 0.1U_0402_16V7K1 2
G
D S
Q54
2N7002_SOT23-3
2
1 3
R369
0_0402_5%1 2
C6950.1U_0402_16V4Z12
R123
150K_0402_5%
@
12
C896
1U_0603_10V4Z
@
1
2
R412100_0402_5%
@
12
C892
10U_0805_10V4Z
1
2
R454
4.7K_0402_5%
@
12
C893
0.1U_0402_16V4Z
1
2
JMB385
U23
JMB385-LGEZ0A_LQFP48_7X7
XRSTN1XTEST2
APCLKN3APCLKP4 APVDD 5
APGND 6
APREXT7
APRXP8 APRXN9
APV18 10
APTXN11APTXP12
SEEDAT13SEECLK14
CR1_CD1N15CR1_CD0N16
CR1_PCTLN17
DV18 18
DV33 19DV33 20
CR1_LEDN21
MDIO14 22MDIO13 23
GND 24
MDIO12 25MDIO11 26MDIO10 27MDIO9 28MDIO8 29
TAV33 30
GND 31GND 32GND 33
NC 34NC 35NC 36
DV18 37
PCIES_EN38PCIES39
MDIO7 40MDIO6 41MDIO5 42MDIO4 43
DV33 44
MDIO3 45MDIO2 46MDIO1 47MDIO0 48
R455 22_0402_5%12
D40
DAN202U_SC70
2
31
R370
470_0402_5%
12
C692
0.1U_0402_16V4Z
1
2
C693 0.1U_0402_16V7K1 2
R3830_0805_5%1 2
C687
1000P_0402_50V7K1
2
C691
0.1U_0402_16V4Z
1
2
C901100P_0402_25V8K
@
1
2
R411100_0402_5%
@
12
R11410K_0402_1%
12
R413100_0402_5%
@
12
R106910K_0402_5%
12
C6900.1U_0402_16V4Z
1
2
R1070
0_0402_5%
1 2
R86200K_0402_5%
12
D5HT-F196BP5_WHITE
21
R12210K_0402_5% @12
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
HDA_BITCLK_CODEC
EAPD_CODEC
MIC_EXTR
MIC_EXTL
MIC_INR
MIC_INL
LINE_OUT_L
LINE_OUT_R
VREFOUT_B
SENSE
HP_OUTL
HP_OUTR
DOCK_MICR
DOCK_MICL
HDA_SYNC_CODEC
HDA_RST#_CODEC
MONO_INR
SENSEB#
VC_REFA
HDA_BITCLK_CODEC
HDA_SDOUT_CODEC
SPDIF_OUT
SUSP#26,33,36,38,41
GNDA 29,35
EAPD_CODEC 33
DMIC_DAT 17
HP_OUTR 29
INTMIC_DET# 29
LINE_OUT_L 29
LINE_OUT_R 29
VREFOUT_B 29
EXTMIC_DET# 29
HP_OUTL 29
MIC_EXT_L 29
MIC_EXT_R 29
MIC_IN_L 29
MIC_IN_R 29
DOCK_MIC_L 35
DOCK_MIC_R 35
HDA_BITCLK_CODEC20
HDA_SDOUT_CODEC20
HDA_SDIN020
HDA_SYNC_CODEC20
HDA_RST#_CODEC20
SB_SPKR20
SENSE_B#35
DMIC_CLK17JACK_DET# 29,35
EC_BEEP33
SPDIF_OUT 35
+5VALW +VDDA_CODEC+3VS_HDA
+3VS
+3VDD_CODEC +VDDA_CODEC
+3VDD_CODEC
+VDDA_CODEC_R
+3VS_HDA
+VDDA_CODEC_R
+VDDA_CODEC_R
+VDDA_CODEC_R+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
Audio Codec-IDT9271B7Custom
28 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
CODEC POWER
W=40Mil
300mA(4.75V(4.56~4.94V))
Use an 80mil toconnection or placea 1206 resistor underCODEC with doublevias.
GNDAGND
DOCK MIC
HP Jack & Dock
Internal SPKR.
Internal MIC
Jack MIC
F
H
39.2K
5.11K
SENSE A
10K
Port
D
G
A
20K
C
Resistor
B
10K
5.11K
39.2K E
PortResistor
20K
SENSE B
C747
0.1U_0402_16V4Z
@1 2
C749
0.1U_0402_16V4Z
@1 2
C986 1U_0603_10V6K 1 2
R195
0_0805_5%
@1 2
U27
92HD71B7X5NLGXA1X8_QFN48_7X7
DVDD_CORE1
BITCLK6
VOL_DN/DMIC_1/GPIO 2 4
SDO5
VOL_UP/DMIC_0/GPIO 1 2
DVDD_IO3
SDI_CODEC8
DVSS**7
PCBEEP12
RESET#11
SYNC10
DVDD_CORE*9
SENSE_A 13
PORTE_L 14
PORTE_R 15
PORTF_L 16
PORTF_R 17
NC18
NC19
NC20
PORTB_L 21
PORTB_R 22
PORTC_L 23
PORTC_R 24
PORTD_R 36
PORTD_L 35
SENSE_B / NC34
CAP233
MONO_OUT32
VREFOUT-E / GPIO 4 31
GPIO 3 30
VREFOUT-C 29
VREFOUT-B 28
VREFFILT27
AVSS1*26
AVDD1*25
SPDIF OUT0 48
EAPD/ SPDIF OUT 0 or 1 / GPIO 0 47
DMIC_CLK46
SPDIF OUT1 / GPIO 7 45
GPIO 6 44
GPIO 5 43
AVSS2**42
PORTA_R 41
NC / OTP40
PORTA_L 39
AVDD2**38
NC37
C748
0.1U_0402_16V4Z
@1 2
R198
0_1206_5%1 2
C951 0.1U_0402_16V4Z1 2R230
22_0402_5%
1 2
C979
0.1U_0402_16V4Z
1
2
R563 47K_0402_5%@1 2
R978
BLM18BD601SN1D_06031 2
R910 39.2K_0402_1%1 2
C729
2.2U_0805_16V4Z
1
2
R885
BLM18BD601SN1D_06031 2
R979
0_0603_5%
1 2
C731
1U_0603_10V4Z
1
2
C732
0.1U_0402_16V4Z
1
2
T21PAD
R523 10K_0402_5%1 2
C985 1U_0603_10V6K 1 2
C956 0.1U_0402_16V4Z1 2
R570 10K_0402_1%
1 2
C74410U_0805_10V4Z
1 2
C981 1U_0603_10V6K 1 2
C734
1U_0603_10V4Z
1
2
R569 20K_0402_1%1 2
R982 5.1K_0402_1%1 2
U32
G9191-475T1U_SOT23-5
IN1
GND2
SHDN3
OUT 5
BYP 4
C913 1U_0603_10V4Z12
R9110_0603_5%@
12
C982 1U_0603_10V6K 1 2
R522 33_0402_5% 1 2
C1046
0.1U_0402_16V4Z
1
2
R52547_0402_5%@
12
R524 47K_0402_5%1 2
C730
0.1U_0402_16V4Z
1
2
C746
0.1U_0402_16V4Z
@1 2
R548 5.1K_0402_1%1 2
R571 39.2K_0402_1%
1 2
C74533P_0402_50V8K@
1
2
C984 0.022U_0603_25V7K 1 2
R1006
0_0402_5%
@1 2
C733
0.1U_0402_16V4Z
1
2
C983 0.022U_0603_25V7K 1 2
C728 0.1U_0402_16V4Z1 2
C9550.1U_0402_16V4Z
1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
HP_OUT_RHP_OUT_L
EXTMIC_DET#HP_DET#
CIR_IN
MIC_EXT_RMIC_EXT_L
MIC_EXT_L
MIC_EXT_R
DOCK_LOUT_R
DOCK_LOUT_L
HP_OUT_L
HP_OUT_R
SPKL-
SPKL+
SPKR-
EC_MUTE#
SPKR+
HP_DET#
DOCK_LOUT_C_R
DOCK_LOUT_C_L
DOCK_LOUT_CR_R
DOCK_LOUT_CR_L
SPKL+SPKL-SPKR+SPKR-
MIC_IN_R28MIC_IN_L28
INTMIC_DET#28
ANA_MIC_DET33
EXTMIC_DET#28
CIR_IN33,35
MIC_EXT_L28
MIC_EXT_R28
VREFOUT_B28
JACK_DET#28,35
HP_OUTR28
HP_OUTL28
LINE_OUT_L28
LINE_OUT_R28
EC_MUTE#33
DOCK_LOUT_C_R 35
DOCK_LOUT_C_L 35
+3VS
+VDDA_CODEC
+5VL
+VDDA_CODEC
B+
+3VALW
+5VS+5VAMP
+5VS
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
AMP & Audio JackCustom
29 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
SPEAKER
INTMIC IN
Audio/B & CIR
EXTMIC IN
HP OUT For Docking
HP OUT For M/B
Keep 10 mil width
15.6dB
GAIN0 GAIN1 Av(inv)
0 6dB
15.6dB
21.6dB
0
1
0
1
1
9/20 SP02000H700/SP02000H900
Close to CODEC U27
Close to CODEC U27
0 1 10dB
9/20 SP02000H800
R594
0_1206_5%1 2
R908
4.7K_0402_5%
12
C742
1U_0603_10V4Z
1 2
G
D
S
Q151
2N7002_SOT23-3
2
13
+
C774 150U_Y_6.3VM
1 2
Q147B2N7002DW-7-F_SOT363-6
3
5
4
R1002
0_0402_5%
12
JP42
ACES_88231-04001CONN@
11223344
GND15GND26
C760
100P_0402_50V8J
1
2
R968
47_0603_1%
1 2
C7431U_0603_10V4Z
1 2
+
C773 150U_Y_6.3VM
1 2
C761
100P_0402_50V8J
1
2
R1005
0_0402_5%
12
R1004100K_0402_5%@
12
U28
TPA6017A2_TSSOP20
GN
D4
1G
ND
311
GN
D2
13G
ND
120
VDD
16PV
DD
115
RIN-17
BYPASS 10
NC 12
LOUT- 8
LOUT+ 4
ROUT- 14
ROUT+ 18
RIN+7
LIN-5
LIN+9
GAIN0 2
GAIN1 3
PVD
D2
6
SHUTDOWN19
THER
MAL
PAD
21
R969
47_0603_1%
1 2
+
C775 150U_Y_6.3VM
1 2
JP20
E&T_3806-F04N-02RCONN@
11223344
GND15GND26
C1054 47P_0402_50V8J1 2
C1051
0.1U_0402_16V4Z
1
2
C76610U_0805_10V4Z
1
2
R975330K_0402_5%
12
C1040 0.022U_0603_25V7K 1 2
C762
100P_0402_50V8J
1
2
Q145B2N7002DW-7-F_SOT363-6
3
5
4
G
D
S
Q160
2N7002_SOT23-3
2
13
R1000100K_0402_5%@
12
R97310K_0402_5%
12
C1053 47P_0402_50V8J1 2
+
C776 150U_Y_6.3VM
1 2
Q145A2N7002DW-7-F_SOT363-6
61
2
G
D
S Q1612N7002_SOT23-3
2
13
C1052 47P_0402_50V8J1 2
R907
4.7K_0402_5%
12
C1055 47P_0402_50V8J1 2
R951100K_0402_5%
12
C10441U_0805_50V4Z
1
2
R1003
100K_0402_5%
12
R97410K_0402_5%
12
C1050 0.022U_0603_25V7K 1 2
JP43
ACES_87213-1400GCONN@
11223344556677889910101111121213131414
R9054.7K_0402_5%
12
R909
0_0402_5%
12
R9044.7K_0402_5%
12
C1041 0.022U_0603_25V7K 1 2
R1001100K_0402_5%
12
R9060_0402_5%
12
C1049 0.022U_0603_25V7K 1 2
R955 10K_0402_5%12
Q147A2N7002DW-7-F_SOT363-6
6 1
2
C763
100P_0402_50V8J
1
2
C767
0.1U_0402_16V4Z
1
2
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SMB_CK_CLK0
SMB_CK_DAT0
ACCEL_INT 19
HDD_HALTLED 34
SMB_CK_DAT0 8,9,15,20
SMB_CK_CLK0 8,9,15,20
+3VS_ACL_IO
+3VS_ACL
+3VS_ACL+3VS +3VS_ACL_IO
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
AccelerometerCustom
30 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
ACCELEROMETER
0011101b
L Must be placed in the center of the system.
VDDIO absolute manrating is VDD+0.1
U63
LIS302DLTR_LGA14_3x5
RP@
SCL
/ SPC
14
GND2
Reserved3
GND4
GND5
CS
7
Vdd_IO1
Vdd6
SDA / SDI / SDO 13
SDO 12
Reserved 11
GND 10
INT 2 9
INT 1 8
C1030
0.1U_0402_16V4Z
RP@1
2
C1031
10U_0805_6.3V6M
RP@1
2
R9980_0402_5%
RP@
1 2
R9970_0402_5%
RP@
1 2
R959 0_0603_5%RP@
1 2D44
CH751H-40PT_SOD323-2
RP@
2 1
R999 10K_0402_5%
RP@12
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
USB20_P6
USB20_N6
USB_EN#
SATA_RXP2SATA_RXN2
SATA_TXP2SATA_TXN2
USB_EN#
USB_EN#
+3VS_FB
USB20_N7USB20_P7
+3VS_FB
USB20_N7
USB20_P7
USB20_N2_R
USB20_P2_R
SATA_TXP2
SATA_TXN2
USB20_N2_RUSB20_P2_R
USB20_P6USB20_N6
SATA_TXP221SATA_TXN221
SATA_RXN2_C21SATA_RXP2_C21
USB_EN#33USB20_N020USB20_P020
USB20_N120USB20_P120
USB20_P720USB20_N720
BT_OFF21
USB20_P220
USB20_N220
BT_LED 34CH_DATA 26CH_CLK 26
USB20_N6 20USB20_P6 20
+3VAUX_BT+3VS
+3VAUX_BT
+USB_VCCA+5VALW+USB_VCCA +5VALW
+3VS+3VALW
+USB_VCCA
+USB_VCCA
+3VAUX_BT
+5VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
USB, BT, eSATA,FPRCustom
31 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
BT Connector
Check BT power consumption < 1A
W=100mils
Left side USB CONNECTOR Right side USB 0&1 Board Conn
9/20 SP02000DX00
9/20 SP02000HC00/SP02000HB00
9/20 SP01000B000
Finger printer
Max 0.5AMax 2.5A
02/15 Change from +3VALW to +3VS
02/15 Change JP32 footprint and reverse pin define.
02/25 Add C1109.
03/03 Add C1121.03/06 Change C792 and C793 from 0.01uF to 1000pF.
R518 1K_0402_5%@ 1 2
U40
TPS2061IDGN_MSOP8~N
GND1IN2
OC# 5OUT 6
OUT 8
IN3EN#4
OUT 7
C801
4.7U_0805_10V4Z
1
2
C11
210.
1U_0
402_
16V4
Z
1
2
C800
0.1U_0402_16V4Z
1
2
R519
100K_0402_5%
12
D11
PRTR5V0U2X_SOT143-4@GND 1
IO1 2
IO23
VIN4
JP39
ACES_85201-06051CONN@
GND7GND8
112233445566
D16
PRTR5V0U2X_SOT143-4@GND 1
IO1 2
IO23
VIN4
G
DS
Q31 SI2301BDS-T1-E3_SOT23-3@
2
13
L51
WCM-2012-900T_4P
11
44 3 3
2 2
C79
110
00P_
0402
_50V
7K
1
2
C8320.1U_0402_16V4Z
1
2
C788
4.7U_0805_10V4Z
1
2
D12
PRTR5V0U2X_SOT143-4@GND 1
IO1 2
IO23
VIN4
C802 0.1U_0402_16V4Z1 2
G
DS
Q24 SI2301BDS-T1-E3_SOT23-3
2
13
JP32
ACES 87213-0800G
CONN@
1 12 23 34 45 56 67 78 8GND1 9GND2 10
D21
PRTR5V0U2X_SOT143-4@GND 1
IO1 2
IO23
VIN4
JP47
ACES_87213-1000G
CONN@
1122334455667788991010
GND111GND212
+
C78
915
0U_D
_6.3
VM
1
2 C792 1000P_0402_50V7K
1 2
C799
0.01U_0402_16V7K
1
2
R520
10K_0402_5%
1 2
C1109820P_0402_25V7K
1
2
R517 1K_0402_5%@ 1 2
C798
1U_0603_10V4Z
1
2
R581
0_0603_5%1 2
C793 1000P_0402_50V7K
1 2
USB
ESATA
JESAT
TYCO_1759576-1CONN@
VBUS1D-2D+3GND4
GND5A+6A-7GND8B-9B+10GND11
GND12GND13GND14GND15
C79
00.
1U_0
402_
16V4
Z
1
2he
xainf
@ho
tmail
.com
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SPI_CS# INT_SPI_CS#
SPI_CLK_R
EC_SO_SPI_SI_R EC_SI_SPI_SO_R
LPC_AD2
CLK_PCI_SIO
PLT_RST#
LPC_DRQ#
LPC_AD1
LPC_FRAME#
SIRQ
LPC_AD0
LPC_AD3
LPC_AD0
LPC_FRAME#
PLT_RST#
LPC_AD3LPC_AD2LPC_AD1
SIRQ
LPC_DRQ#
CLK_PCI_SIO2
CLK_14M_SIOCLK_14M_SIO
EC_SI_SPI_SO 33
SMB_EC_CK16,33,34,37SMB_EC_DA16,33,34,37
SPI_CLK33
EC_SO_SPI_SI33
SPI_CS#33
LPC_FRAME#19,33
LPC_AD0 19,33
PLT_RST# 11,14,19,25,26,27,33
LPC_AD2 19,33
SIRQ19,33
LPC_AD319,33
LPC_AD119,33
CLK_PCI_SIO 19
LPC_DRQ# 19
CLK_14M_SIO 15
CLK_PCI_SIO2 19
+3VL
+3VALW
+3VS
+3VAL
+3VALW
+3VL
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
BIOS ROM/Debug ToolCustom
32 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
SPI Flash (8Mb*1)20mils
LPC Debug Port LPC Debug Port
9/20 DC233105000
9/20 ??????
L Need add back R221 if no ext BIOS design U30 install.
02/18 Remove U30, C489, R226 and R228. Stuff R221.
02/26 Add 1118.
JP41
ACES_85201-2005@
1 12 23 34 45 56 67 78 89 9
10 1011 1112 1213 1314 14
16 1617 1718 18
15 15
20 2019 19
R227 0_0402_5%
1 2R221 0_0402_5%
1 2
R995 0_0402_5%@1 2
R521100K_0402_5%
12
R223 0_0402_5%
12
H31
DEBUG_PAD@
1
2
3
4
56
7
8
9
10
R23222_0402_5%
@
12
C1118820P_0402_25V7K
1
2
C48622P_0402_50V8J@
1
2
R137 0_0402_5%@1 2
U29
MX25L8005M2C-15G_SOP 8P
S1
VCC8
Q 2
HOLD7
VSS 4
D5
C6
W3
R996 0_0402_5%1 2
R310100_0402_5%@
12
U31
AT24C16AN-10SI-2.7_SO8@
A0 1A1 2
SDA5 SCL6
VCC8
A2 3GND 4
WP7
C502100P_0402_25V8K@
1
2
C803
0.1U_0402_16V4Z
1
2
C484
0.1U_0402_16V4Z
1
2
R526100K_0402_5%
12
R229 0_0402_5%
12
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
LID_SW#
ON/OFF#
KSO8
KSO12
KSI7
KSO13
KSO4
KSO14
FSTCHG
KSO5
KSO0KSO1
KSO6
KSO9
KSO7
KSO2KSO3
BATT_OVP
KSO11KSO10
SYSONSMB_EC_CK2SMB_EC_DA2
SB_PWRGD
ECRST#
ACOFF
SLP_S3#
TP_CLK
TP_DATA
ON/OFFBTN_LED#
SLP_S5#
E51_RXD
PWRBTN_OUT#
TP_BTN#
E51_TXD
KSI6
KSI1
KSI5
KSI2
KSO15
KSI4
BKOFF#
EC_RSMRST#
SMB_EC_CK1SMB_EC_DA1
SUSP#
TP_LED#
NMI_DBG#
BAT_LED#
EC_SMI#
LPC_LFRAME#
LID_SW#
IREF
KSO17
SIRQ
GATEA20
LPC_AD2
KSO16
LPC_AD1
LPC_AD3
KB_RST#
LPC_AD0
ECAG
ND
ECAGND
EC_PWM
TP_CLK
PLT_RST#
TP_DATA
CLK_PCI_EC
FAN_PWM
EC_SCI#
BATT_TEMP
CRY2
KSI3
KSI0
CRY1
EC_BEEP
KSI5
KSO11
KSO0
KSO1KSI0
KSI7
KSO13
KSO2
KSI2
KSO4
KSO8
KSO15KSO10
KSO3
KSO5
KSI4
KSO7
KSO14
KSI3
KSO6
KSO12
KSI6
KSI1
KSO9
KSI5
KSO11
KSO0
KSO1KSI0
KSI7
KSO13
KSO2
KSI2
KSO4
KSO8
KSO15KSO10
KSO3
KSO5
KSI4
KSO7
KSO14
KSI3
KSO6
KSO12
KSI6
KSI1
KSO9
VR_ONAC_IN_EC
SUSP# SYSON
SMB_EC_CK2
SMB_EC_DA2
SMB_EC_DA1
SMB_EC_CK1
DOCK_VOL_UP#
DOCK_VOL_DWN#
TP_BTN#
H_THERMTRIP#_EC
CIR_IN
LAN_POWER_OFF E51_RXD
WL_BLUE_BTN
WL_BLUE_BTN
E51_TXD
ESB_DAT
EC_CLKEC_DAT
EC_CLK
EC_DAT
EC_CLKEC_DAT
ESB_CLK
PLT_RST#11,14,19,25,26,27,32ANA_MIC_DET 29
CONA#35
LPC_AD119,32
CIR_IN 29,35
LPC_FRAME#19,32SIRQ19,32
LPC_AD219,32
LPC_AD019,32
LPC_AD319,32
CLK_PCI_EC19,23
SMB_EC_CK16,32,34,37
EC_SCI#20
SMB_EC_DA16,32,34,37
EC_SO_SPI_SI 32
SMB_EC_CK26SMB_EC_DA26
EC_SI_SPI_SO 32
SPI_CS# 32SPI_CLK 32
BATT_OVP 37BATT_TEMP 37
DAC_BRIG 17
SYSON 26,34,36,40
FAN_PWM 4
EC_RSMRST# 20
EC_ON 36,39
BAT_LED# 34
LID_SW#34
ADP_I 38
VR_ON 43
GATEA2020KB_RST#20
EC_THERM# 21
ON/OFFBTN_LED# 34
EC_LID_OUT# 20SLP_S3#20SLP_S5#20EC_SMI#20
TP_CLK 34TP_DATA 34
ON/OFF#34
SB_PWRGD 6,20,43BKOFF# 17
EAPD_CODEC 28DIM_LED36
TP_BTN# 34
MUTE_LED 35
ACOFF 38
I2C_INT 34
DOCK_VOL_DWN# 35DOCK_VOL_UP# 35
USB_EN# 31EC_MUTE# 29
STD_ADP 38
ENBKL 11
AC_SET 38
VLDT_EN36
TP_LED# 34
FSTCHG 38
ADP_ID 37
PCI_SERR# 19
HDARST#20,23
IREF 38
CAPS_LED# 34
EC_BEEP 28
WL_BLUE_LED# 34
AC_IN 21,38
NUM_LED#34DOCK_SLP_BTN#35
PWRBTN_OUT# 20
VCTRL 38
VGATE 43
SUSP# 26,28,36,38,41
H_THERMTRIP#_EC6
LAN_POWER_OFF25
WL_BLUE_BTN34
VFIX_EN 43
AC_LED# 37ESB_DAT34ESB_CLK34
INV_PWM 11,17
WWAN_POWER_OFF 26
+EC_AVCC
+3VL_EC
+3VL_EC
+EC_AVCC
+3VL_EC
+5V_TP
+3VL_EC+3VL
+3VALW
+3VL_EC
+3VS
+3VL+3VS
+3VS
+5VS_LED
+5VL
+3VL +3VL_EC
+3VL
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
EC KB926/KB connCustom
33 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
KB Back Light Conn
For EMI
EC DEBUG port
Need 4.7uf for 926 C version
9/20 SP01000KC00/SP010009O10
9/20 SP01000FF00/SP01000G300
Keyboard Connector
L TP_LED#=L, T/P disableTP_LED#=float (GPO), T/P enable
02/15 Remove JP34 and reserve R1068 for EC debug.
02/15 Change R1040 from 100K to 10K ohm and connect to +3VL_EC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
TP,MDC,ON/OFF,S/W,LED,ReedCustom
34 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
9/20SP01000KC00/SP01E000900
M/B TO TP/B
Reed switch BOARD.
9/20 SP01000J100
HDD/G-Sensor LED
CAPS LOCK LED
WHITEPOWER LED
WHITE
MDC 1.5 Conn.
for debug only ON/OFF Button Connector
9/20 STANDOFF (H= 5.0 mm) ES000000800
Battery Charge LED
White LED: VF=3V, IF = 10mA, Res = 200 ohmAmber LED: VF=1.8V, IF = 8mA, Res = 390 ohm
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
DOCK CONNCustom
35 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
DOCK_PWR_ON Spec0V = Notebook S4/S5, Dock off2.5V = Notebook S3, Dock on4V = Notebook S0, Dock on
Atlas/ Saturn Dock
Need 600 Ohm 500 mAMIC_Dock
SPDIF
Close to CODEC U27
L R976/Q149/R646 be option with R992/C945
02/19 Add screw hole.
02/22 Change to PTH hole.
03/03 Change JDOCK Footprint
R572 22_0402_5%RP@
1 2
H32H_2P8@
1
H47H_3P3@
1
R5662K_0402_5%RP@
12
G
D
S
Q332N7002_SOT23-3RP@
2
13
C8431000P_0402_50V7K
RP@1
2
C943
220P_0402_50V7K
RP@1
2
R573
110_0402_5%RP@
12
H46H_4P2@
1
R976
33_0402_5%@
12
H56H_2P5N@
1
C945
0.1U_0402_16V7K
RP@
1 2
H34H_2P8@
1
R992
0_0603_5%RP@1 2
H42H_2P8@
1
R591 1K_0402_5%RP@1 2
H57H_2P8@
1
C
BE
Q16PMBT3904_SOT23RP@
1
2
3
R914
10K_0402_5%RP@
12
H48H_3P3@
1
R585 1K_0402_5%RP@
1 2
PJP5
PAD-OPEN 2x2m
21
C922220P_0402_50V7KRP@
1
2
C944
220P_0402_50V7K
RP@ 1
2
R586 1K_0402_5%
RP@1 2
G
D
SQ362N7002_SOT23-3RP@
2
13
G
D
S
Q182N7002_SOT23-3
RP@
2
13
R91510K_0402_5%
RP@
12
C8441000P_0402_50V7K
RP@1
2
H55H_5P6N@
1
R646
0_0402_5%@1 2
T53PAD
H37H_2P8@
1
R56510K_0402_5%RP@
12
H52H_1P5N@
1
H43H_4P2@
1
R647
220_0402_5%
RP@
1 2
R912
10K_0402_5%
RP@
1 2
L93FCM1608KF-601T02_2P
RP@
1 2H35
H_2P8@
1
H41H_2P8@
1
R9441.21K_0402_1%RP@
12
C8311000P_0402_50V7K
RP@1
2
H40H_2P8@
1
H39H_2P8@
1
H44H_4P2@
1
H51H_6P0X5P0N@
1
H54H_3P3X0P6N@
1
R943 10K_0402_5%RP@12
H36H_2P8@
1
H53H_3P3X0P6N@
1
R58810K_0402_5%RP@
12
R913
47K_0402_5%RP@ 12
EB
CQ149
MMBT3904_NL_SOT23-3@2
31
C978
1U_0603_10V6KRP@
1
2
JDOCK
FOX_QL1122L-H212AR-9FCONN@
CRT_Green40
TV composite 33CRT_Blue34
TV ground 31
Vsync26 CIR input 29
USB-28USB+22
PWR_ON 27
Digital gnd24
MDI0-6
MDI3-18
Mute_LED 25
DDC_Clock30 DDC_DATA36
Digital gnd 39
TV chroma 35TV Luma 37CRT_Red38
Hsync32
MDI3+20MD2I-14MDI2+16MDI1-10MDI1+12
Sleep Botton 23Jack Detect 21
VOL_up 19VOL_down 17
MDI0+8Battery out2Battery out4
SPDIF 15Audio Output gnd 13
Left headphone 9Right headphone 11
Mic_Right 7
Dock_present 1Mic gnd 3Mic_Left 5
GND 41GND 42GND 43GND 44GND45
GND46
H33H_2P8@
1
L94FCM1608KF-601T02_2P
RP@
1 2
T52PADT51PAD
G
D
S
Q100
2N7002_SOT23-3RP@
2
13
D43
DAN202U_SC70
RP@2
31
R567 200_0402_5%RP@ 1 2R568 200_0402_5%RP@ 1 2
C942
220P_0402_50V7K
RP@1
2
C921220P_0402_50V7K
RP@
1
2
R9801.21K_0402_1%RP@
12
R942 10K_0402_5%RP@12
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
RUNON
VLDT_EN#
EC_ON#
SUSPSYSON#
VLDT_EN# SYSON#
VLDT_EN
VLDT_EN#
SUSP SUSP
SYSON
SYSON#
SUSP
SUSP
RUNON
SUSP
SUSP
EC_ON#
DIM_LED#
DIM_LED
DIM_LED#
SUSP
1.8VS_ENABLE
SYSON#35,42 SUSP 42
EC_ON33,39
SUSP# 26,28,33,38,41SYSON26,33,34,40 VLDT_EN33
DIM_LED33
VLDT_EN#13
+5VL
B+
+1.2VALW +1.2V_HT
+5VALW +5VS
+5VL+5VL
+5VS
+3VS
+1.8VS
+0.9V
+5VL
+1.8VS+1.8V
+1.2V_HT +1.8V +1.2VALW
B+
+3VALW +3VS
+1.5VS +1.1VS
+5VALW
+5VALW_LED
+5VS
+5VS_LED
B+
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
DC/DC CircuitsCustom
36 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
+1.2VALW TO +1.2V_HT
+5VALW TO +5VS
+1.8V TO +1.8VS
Discharge circuit
Change to +3VL(same as EC) to avoid leakage
+3VALW TO +3VS
DIM LED
02/25 Add C1110~C1117.
PJP7
PAD-OPEN 2x2m
21
C839
1U_0402_6.3V4Z
1
2
C846
1U_0402_6.3V4Z
1
2
G
D
S
Q46
2N7002_SOT23-3
2
13
C11140.1U_0603_25V7K
1
2
PJP8
PAD-OPEN 2x2m
21
C8474.7U_0805_10V4Z
1
2
C8360.1U_0402_16V4Z
1
2
G
DS
Q32 SI2301BDS-T1-E3_SOT23-3
2
13
R233330K_0402_5%
12
G
D
S
Q512N7002_SOT23-3
2
13
FM11
C11110.1U_0603_25V7K
1
2
R292470_0805_5%
12
C837
0.01
U_0
402_
25V7
K
1
2
R368
470_0805_5%@12
C11130.1U_0603_25V7K
1
2
R293470_0805_5%
12
G
D
S
Q39
2N7002_SOT23-3
2
13
R598
100K_0402_5%
12
G
D
S
Q52
2N7002_SOT23-3
2
13
R239470_0805_5%
12
R597
100K_0402_5%
12
C833
1U_0402_6.3V4Z
1
2
G
DS
Q166 SI2301BDS-T1-E3_SOT23-3
2
13
Q11IRF8113PBF_SO8
365
78
2
4
1
G
D
S
Q42
2N7002_SOT23-3@
2
13
CF31
C842
4.7U_0805_10V4Z
1
2
C8644.7U_0805_10V4Z
1
2
G
D
S
Q402N7002_SOT23-3
2
13
Q4IRF8113PBF_SO8
365
78
2
4
1
C835
4.7U_0805_10V4Z
1
2
R294470_0805_5%
12
C838
4.7U_0805_10V4Z
1
2
R58710K_0402_5%
12
G
D
S
Q172N7002_SOT23-3
2
13
R152330K_0402_5%
12
R138330K_0402_5%
1 2
R595
100K_0402_5%
12
C10690.1U_0402_16V4Z
1
2
G
D
S
Q37
2N7002_SOT23-3
2
13
C11160.1U_0603_25V7K
1
2
R280470_0805_5%
12
G
D
S Q132N7002_SOT23-3
2
13
C11100.1U_0603_25V7K
1
2
R288470_0805_5%
12
Q14
SI4800BDY_SO8
S 1S 2S 3G 4
D8D7D6D5
FM21
G
D
S
Q38
2N7002_SOT23-3
21
3G
D
S
Q47
2N7002_SOT23-3
2
13
CF11
C848
1U_0402_6.3V4Z
1
2
G
D
S
Q41
2N7002_SOT23-3
2
13
C840
4.7U_0805_10V4Z
1
2
C862
4.7U_0805_10V4Z
1
2
R284470_0805_5%
12
Q35
SI4800BDY_SO8
S 1S 2S 3G 4
D8D7D6D5
C11170.1U_0603_25V7K
1
2
C834
0.01
U_0
402_
25V7
K
1
2
R596
100K_0402_5%
12
G
D
S
Q50
2N7002_SOT23-3
2
13
FM31
G
D
S
Q48
2N7002_SOT23-3
2
13
G
D
S
Q122N7002_SOT23-3
2
13
C11150.1U_0603_25V7K
1
2
C849
0.01U_0402_25V7K
1
2
G
D
S
Q442N7002_SOT23-3
2
13
C841
10U_0805_10V4Z
1
2
G
D
S
Q49
2N7002_SOT23-3
2
13
CF21
C11120.1U_0603_25V7K
1
2
R279470_0805_5%
12
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
EC_SMDEC_SMC
SMB_EC_DA1
SMB_EC_CK1
ADP_SIGNAL
ADPINADPIN
ENTRIP1 39
BATT_OVP 33
EN0 6,39
SMB_EC_CK1 6,32,33,34
SMB_EC_DA1 6,32,33,34
BAT_ID 38
BATT_TEMP 33
ADP_ID 33
AC_LED# 33
+5VS
+5VALW
BATT
+5VALW
VMB
+3VL
BATT
VIN +DOCKVIN
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
DC Connector/CPU_OTPCustom
37 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
CPU
Recovery at 47 +-3 degree C
PH1 under CPU botten side :CPU thermal protection at 90 +-3 degree C
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
CPU_CORECustom
43 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Connect to EC pin 110.
PR223
34.8K_0402_1%
1 2
PC25
9
47P_
0402
_50V
8J
1
2
PC251
@680P_0603_50V7K
12
PR2082_0402_5%1 2
PC2190.1U_0603_25V7K
1 2
PR2120_0402_5%
1 2
PC24
022
00P_
0402
_50V
7K
12
PR243255_0402_1%
12
PC21
822
00P_
0603
_50V
7K
12PQ205
FDS8672S_SO8365 7 8
2
4
1
PC227180P_0402_50V8J
1 2
PC20
110
U_0
805_
6.3V
6M12
PC204
4.7U
_080
5_25
V6-K1
2
PC2290.1U_0603_25V7K 1 2
PC25
618
00P_
0402
_50V
7K
12
PL203
0.36UH_PCMC104T-R36MN1R17_30A_20%12
PR234 @100K_0402_5%1 2
PR246 100K_0402_5%1 2
PC25
539
0P_0
402_
50V7
K 1
2
PR23854.9K_0402_1%
12
PC25
739
0P_0
402_
50V7
K 1
2
PC25
3
47P_
0402
_50V
8J
1
2
PC24
5@
1000
P_04
02_5
0V7K
12
PQ204FDS8672S_SO8
365 7 8
2
4
1
PC2102.2U_0603_6.3V6K
12
PC2170.22U_0603_10V7K
1 2
PR232
6.81K_0402_1%
1 2
PC25
018
00P_
0402
_50V
7K
12
PR2390_0402_5%
1 2
PC21
510
00P_
0402
_50V
7K
12
PL2014.7UH 30% MSCDRI-7030AB-4R7N 3.3A
12
PR20
715
.4K_
0402
_1%
12
PC20
933
P_04
02_5
0V8K
12
PQ207
FDS8672S_SO8
365 7 8
2
4
1
PR227
1K_0402_1%
1 2
PR215@10K_0402_5%
1 2
PQ206RQW130N03-FD5_PSOP83
52
4
1
PR225
255_0402_1%
1 2
PC20
812
00P_
0402
_50V
7K
12
PC23
847
0P_0
402_
50V7
K
12
PR24
24.
7_12
06_5
% 12
PC2240.22U_0603_10V7K
1 2
PC2262200P_0603_50V7K
12 PC
260
47P_
0402
_50V
8J
1
2
PR20422K_0402_1%
1 2
PR23
116
.5K_
0402
_1% 1
2
PR24
5@
4.7_
1206
_5% 1
2
PR22
04.
7_12
06_5
% 12
PR2401K_0402_1%
12
PC24
933
00P_
0402
_50V
7K
12
PC2070.1U_0402_16V7K
12
PR21
044
.2K_
0402
_1%1
2
PR2282.2_0603_5%
1 2
PR213@0_0402_5%
1 2
PR230
54.9K_0402_1%
1 2
PR2174.02k_0603_1%1 2
PC22
14.
7U_0
805_
25V6
-K 12
PC24
7@
1000
P_04
02_5
0V7K
12
PQ202AO4466_SO8
3 65
78
2
4
1
PR22
94.
7_12
06_5
% 12
PC2060.1U_0603_16V7K
12
PR2190_0603_5%1 2
PC24
833
00P_
0402
_50V
7K1
2
PR2030_0402_5%
12
PC23
933
0P_0
402_
50V7
K 1
2PC24
310
00P_
0402
_50V
7K
1 2
PR24
44.
7_12
06_5
% 12
PC23
54.
7U_0
805_
25V6
-K1
2
PR2350_0402_5%
1 2
PR2370_0402_5%
1 2
PC26
1
47P_
0402
_50V
8J
1
2
PR2220_0402_5%
1 2
PC22
04.
7U_0
805_
25V6
-K 12
PQ201AO4468_SO8
3 65
78
2
4
1
PC25
247
P_04
02_5
0V8J
1
2
PC223
4700P_0402_25V7K
1 2
PC2051000P_0402_50V7K
1 2
PC2411000P_0402_50V7K
12
PC21
422
00P_
0402
_50V
7K1
2
PC23
64.
7U_0
805_
25V6
-K 12
PR2180_0402_5%1 2
PL2040.36UH_PCMC104T-R36MN1R17_30A_20%
12
PR2410_0402_5%
1 2
PQ203RQW130N03-FD5_PSOP83
52
4
1
PL202SMB3025500YA_2P
12
PC225
1200P_0402_50V7K
1 2
PC20
322
00P_
0402
_50V
7K
12
PC24
4@
1000
P_04
02_5
0V7K
12
PR224
82.5K_0402_1%
1 2
PR2366.81K_0402_1%
12
+ PC202220U_D2_4VY_R25M
1
2
PR22
116
.5K_
0402
_1% 1
2
PC2321200P_0402_50V7K
12
PR2142.2_0603_5%
1 2
PC23
44.
7U_0
805_
25V6
-K1
2
PR20
60_
0402
_5% 1
2
PC21
24.
7U_0
805_
25V6
-K1
2
G
D
S
PQ209SSM3K7002FU_SC70-3
2
13
PC22
222
00P_
0402
_50V
7K1
2
PR21
610
K_04
02_1
% 12
PC21
34.
7U_0
805_
25V6
-K1
2
PC2421000P_0402_50V7K
12
PC25
822
00P_
0402
_50V
7K
12
PC2301000P_0402_50V7K
12
PR2111_0603_5%
12
PR226
0_0603_5%1 2
PC23
74.
7U_0
805_
25V6
-K 12
PR2052_0402_5%1 2
PC25
418
00P_
0402
_50V
7K
12
PC2334700P_0402_25V7K
12
PU201
ISL6265IRZ-T_QFN48_6X6
PWROK3
SVD4
OFS/VFIXEN1
PGOOD2
SVC5
ENABLE6
OCSET8
VDIF
F119
RTN
117
VSEN
015
VW1
22
RTN
016
ISN
014
VW012
COMP011
RBIAS7
FB010
CO
MP1
21
ISP1
23
FB1
20
VSEN
118
VDIFF09
ISN
124
ISP0
13
BOOT1 25
UGATE1 26
PHASE1 27
PGND1 28
LGATE1 29
PVCC 30
LGATE0 31
PGND0 32
PHASE0 33
UGATE0 34
BOOT0 35
BOOT_NB 36
UG
ATE_
NB
37
PHAS
E_N
B38
LGAT
E_N
B39
PG
ND
_NB
40
OC
SET_
NB
41
RTN
_NB
42
VSEN
_NB
43
FSET
_NB
44
CO
MP_
NB
45
FB_N
B46
VCC
47
VIN
48
TP49
PC24
6@
1000
P_04
02_5
0V7K
12
PC231180P_0402_50V8J
12
PC2160.1U_0603_25V7K
12
+
PC21
1@
47U
_25V
_M
1
2
PC2281000P_0402_50V7K
1 2
PR20
90_
0402
_5%1
2
PQ208
FDS8672S_SO8
365 7 8
2
4
1
PR2334.02k_0603_1%
1 2
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
Power Changed-List History-1Custom
44 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for Power Circuit
Page# Title Rev.Issue DescriptionItem RequestOwner
Date Solution Description
1 37PL3 change the value from SMB3025500YA_2P to HCB2012KF-121T50_0805 and add PL4 the same of the value.
2 41PC508 and PC511 change the value from 220U_6.3VM_R15 to 220U_D24VY_R25M
3
4 43
Add PJP503
5
41
PC202 change the value from 220U_6.3VM_R15 to 220U_D24VY_R25M
7
43Add PC241、PC242、PC243, and the value are 1000P_0402_50V7K.Reserve PC244、PC245、PC246、PC247, and the value are 1000P_0402_50V7K.
43 Add PJP201、PJP202
9/29
9/29
9/29
9/29
9/29
9/29
DC Connector /CPU_OTP for Layout
HW request
Compal
Compal1.1VSP/1.2VALWP
1.1VSP/1.2VALWP Compal HW request
CPU_CORE Compal HW request
CPU_CORE CompalTI FAE suggested that after he review the layout.
CPU_CORETI FAE suggested that after he review the layout.Compal6
38 Charger 9/29 Compal the footprint is wrong Change the footprint of PR102
8 37DC Connector /CPU_OTP 10/08 Compal for Layout These two choke are parallel ,it's not series.
9 38 Charger 10/08 Compal the footprint is wrong Change the footprint of PR102
Add PU302, control signal changed to ACOFF12/31 PWR requestCompal3.3VALWP/5VALWP37
Change PR221 and PR231 to 16.6K_ohmChange PR217 and PR233 to 4.02K_ohmChange PR223 to 17.8K_ohmChange PR224 to 100K_ohm
12/31CPU_CORE Compal Vendor request43
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
Power Changed-List History-1Custom
45 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for Power Circuit
Page# Title Rev.Issue DescriptionItem RequestOwner
37 3.3VALWP/5VALWP 02/27 Change OTC shun down pin.Compal Change OTC shun down pin to PU301 pin13.
CPU_CORE Compal02/15 Change high-side MOS for WWAN issue Change PQ203 and PQ206 to powerpak43
27 CPU_CORE Compal03/04 HW request add H_PWRGD control net43
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-1Custom
46 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
1 25 LAN 10/29 HW Change LAN Chip U20 from Marvell 88E8042 toRealtek RTL8102EL
Update the LAN Design page and support circuit 0.2
2 25 LAN 10/29 HPQ Add POE(Power Over Ethernet) design Update the LAN Design page and support circuit 0.2
0.23 16 CRT 10/29 HW CRT can not display Change the CRT Conn. signals connection first.Wait correct symbol for fix
4 29 Audio 0.210/30 HW Speaker no sound Add R973(10K_0402) to +3VALW on HP_DET#
FAN45 0.2Change JP2 PCB Footprint from ACES_85204-02001_2P toACES_88231-02001_2P
FAN Conn. not correct partHW11/01
6 29 Speaker 0.211/01 HW Speaker Conn. not correct part Change JP20 PCB Footprint from ACES_85204-04001_4P toACES_88231-04001_4P
7 34 MDC 11/01 HW MDC Conn. not correct part 0.2Change JP20 PCB Footprint from ACES_88018-124G_12P toACES_88020-12101_12P
8 11,35 TV_OUT 11/05 HW TV-OUT Function no support Del R59,R60,R61,R115,R116,R117 and TV-OUT related design. 0.29 11,21 NB/SB Thermal 11/05 HW NB Thermal Function no support (locate too far) Cancel NB_THERMAL_DA/DC connection between NB and
SB,del C5000.2
0.210 21,31 SB SATA 11/05 HW SB SATA Port 5 change to Port 2 for ATI CommonDesign
Change SB SATA port 5 to port 2
11 0.221 SB SATA 11/05 HW SB SATA_ACT# Pull High become +3VS Change R343.1 power rail from +5VS to +3VS. Install R343.
12 21 0.2SB GPIO 11/05 HW Change SB GPIO refer to JBK00 for common 1. Connect U15.C6 to GND by 0_0402.2. Change WLOFF# from GPIO50 to GPIO61.3. Change BT_COMBO_EN# from GPIO51 to GPIO62.4. Change WWOFF# from GPIO52 to GPIO63.
13 31 0.2SB SATA 11/05 HW Vertical L51 1<-->4 , 2<-->3 for layout routing Vertical L51 1<-->4 , 2<-->3 for layout routing
14 29 Audio HP OUT 11/05 HW 0.2Add 150UF Caps for each DOCK_LOUT_R/L Add 150UF Caps for each DOCK_LOUT_R/L
15 25 LAN Transfermor 11/05 HW Correct U19 LAN Transfermor pin definition Correct U19 LAN Transfermor pin definition 0.216 0.221,24 SB SATA 11/06 HW SB SATA Port 4 change to Port 3 for ATI Open Issue Change SB SATA port 4 to port 3
17 36 DIM LED 11/06 HW 0.2Reduce DIM LED unnecessary design Del R1026 and Q167, add Net "DIM_LED#" for connect.Change location from PJP604 to PJP8.
18 27 CardReader 11/06 HW 0.2Change CardReader Socket for M/E new part andChip for JMicron new version
Change JREAD to TAITW_R015-B10-LM.Reserve R413,C902 close to JREAD.20; R412,C901 close to JREAD.26; R411,C900 close to JREAD.37.Change R457 close to U23.42Add R455,R456 close to U23.42Del Q169,R1051.Change net CR_LED# become CR_LED connect U23.21 and Q53.2Add R454 pull down to GNDChange R405,R122 from 200K to 10K pull-highRemove C895,U22
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
47 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
19 16 CRT 11/07 HW Normalize CRT design for common Change L83,L84 (10_0402) become R241,R240 (0_0603) 0.21720 LCD 11/07 HW Normalize LCD design for common Change R491 from 200_0402 to 200_0805 0.2
21 18 LCD 11/07 CIC CIC feedback RMA concern for common Change Q43 from AOS3413 to SI2301 0.222 33 KBC 11/07 HW Normalize KB926 Crystal part for common Change Y7 from 9H03200413 small to 1TJS125DJ4A420P normal. 0.2
1723 WebCam 11/09 HW Change U54 WebCam power design and related Change U54 from G916-390T1UF to RT9193-39GB.Remove R891,R892 if no use G916-390T1UF.Add C718 close to U54.4 for RT9193-39GB.Remove R1027~R1030 for JP7 no install.Change JP7 from 8pin to 6pin
0.2
1824 HW11/09HDMI 0.2Remove R490(100K_0402)Reduce HDMI Design25 19,32 SB-CLK-Debug 11/09 HW Debug Card no function issue Del R1031,add R303 close to R301 and U15.P2
Connect for CLK_PCI_SIO2 to JP41.150.2
26 25 LAN 11/09 HW RJ45 LED Power correct back Change JRJ45.13, JRJ45.11 from +3V_LAN_LED to +3V_LAN 0.227 18 HDMI 11/09 HW Reduce HDMI Design Remove R490(100K_0402) 0.228 6 CPU 11/09 HW Add H_THERMTRIP# one more way Add R16 close to Q3.1 for H_THERMTRIP# 0.229 33 KBC 11/09 HW Update KBC Pin Definition for common Add H_THERMTRIP# to U33.25 0.230 35 Holes 11/09 ME Update for M/E Drawing Del H49 H50 H38 H45 for M/E drawing change 0.2
HW11/09Mini-Card2631 0.2Replace D17 and D47 become R52 and R53Del R400 and R46, Change JP6 pin definition for common
Reduce Mini-Card design, change SIM Card design
32 33 KBC 11/09 HW Reserve 0_0603 for KB Back Light Add R516 (0_0603) between JP48.1/4 and +5VS_LED 0.233 27 CardReader 11/10 HW Correct CardReader LED part Change D5 from SC500004E00(AQUA_WHITE) to
SC500004W00(WHITE)0.2
34 34 LED Function 11/10 HW Correct LED function for common Change LED from D50,D30,D27 SC500004E00(AQUA_WHITE) to D6,D7,D8 SC500004W00(WHITE)Change LED from D45,D46 SC500004B00(AQUA_WHITE/AMBER) to D17,D18 SC500005M00(YELLOW/WHITE); Add Q7,R20 and R42 close to D18
0.2
35 21 SB-GPIO 11/10 HW Add one more way for GSENSOR LED# inform pin Add HDD_HALTLED# connect from U15.P8 0.236 33 KBC-GPIO 11/11 HW Add CIR_IN PH to +5VL
Add ESB_CLK/DAT PH to +3VLAdd R46 10K_0402 PH to +5VL close to U33Add R514,R515 10K_0402 PH to +3VL close to U33
0.2
CPU,FPR
39 17 WebCam 11/13 HW Update the WebCam+Digital Mic reserver conn. Change JP7 from SP02000HC00(8pin)-->SP02000IL00(6pin) 0.2
37 6,31 11/13 HW Reduce S3 power consumption Change R15.2,R21.2,R36.2,R30.2 connection from+1.8V to +1.8VS; Remove R622, install R581
0.2
NB38 11 11/13 HW Reduce the level shift design for Chip A12. Del Q6,R87; Q5,R84 and replace by 0ohm (add R67,R68)connect directly. Install R371 (10K ohm)
0.2
40 6,33 CPU,KBC 11/13 HW Update THERMTRIP# design to EC Change R16.2 connection from THERMTRIP# toTHERMTRIP#_EC for separate
0.2
41 18 HDMI 11/13 HW Remove EMI solution become reserve for verify Add R112,R113,R115~R120 close to each L85~L88 for co-lay 0.2
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
48 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
42 19.32 SB,BIOS 11/13 HW Reduce SB related design for Chip A12 and others Del Q155,R986, and add R311 close to U15.Del R1011 become T18, Cancel R1012 and connect to H31and JP41 directly
0.2
43 21,32 SB,BIOS 11/13 HW BIOS Debug Tool reserve 0.2Add SB_INT_FLASH_SEL and related(JP12,U30,R228,R226,C489 close to U29)
44 25 LAN 11/13 HW Update LAN Chip Symbol link to CIS server Update LAN Chip U20 Symbol link to CIS server 0.245 13 NB 11/13 HW Add 0ohm_0603 to separate VDD18_MEM Add R1051(0_0603) between +1.8VS & +1.8V_VDD_SP 0.246 18 HDMI 11/13 HW Reduce HDMI related design for common Del R490 (100K_0402) 0.247 20 SB 11/13 HW Reduce SB related design for common and A12 chip Remove R994 (0_0402)
Change U15.F1 connection become test pointRemove R1053, change R1052 become 0_0402
0.2
48 20,21,27
SB,Cardreader 11/13 HW Reserve Cardreader D3E function (CR_WAKE# &CR_CPPE#)
Add R81 close to U15;Q54,R124 close to U23 for connect U15.F8 to U23.13 ;Add R369 close to U23 for connect U15.M5 to U23.16
0.2
49 21,33 SB,KBC 11/13 HW Reduce SB related design for common Del D51 and R1034, Change the net AC_IN become AC_IN_D 0.250 28,33 Codec,KBC 11/13 HPQ EC_BEEP function for KBC add Add R563 close to C955; Add R544 close to U33.31 0.251 33 KBC 11/13 HW Reduce S5 Power Consumption Change R1040.1 connection from +3VL_EC to +3VALW
Del R546 PH to +3VL_EC, Del D26 replace by add R547 close toU33 for short
0.2
52 33 KBC 11/13 HW Reduce KBC Design for common and Ver:C0 ChipChange from SA00001J530 to SA00001J540
Del R537 become Test Point, change R516 become 150_0603Remove R1044, change R1040 from 10K to 100KChange R528.2 , R529.2 connection from +5VALW to +5VLInstall C814 (4.7U_0805)
0.2
53 34 Switch Design 11/13 HW Update CSD function board design for common Change JP36.1 connection become +3VL;Change R1046.1 and R1047.1 connection become SMB_EC_CK1/DA1Change JP36.7 connection from GND to +5VALW_LED by
0.2
54 34 LED 11/14 HW Correct T/P On/Off LED design defineCorrect G-Sensor LED design define
Change Q153 from 2N7002DW to 2N7002Change R988.1 connection from +5VS_LED to +3VS
0.2
29 Audio-Dock 11/14 HPQ For GS mark requirement Add R968,R969 close to C775/C776. 0.255Holes 11/14 ME Update Holes to meet M/E Drawing Add back H52 become H_1P5N; Del CF4 0.256 29Multi-Bay 11/1457 ME Update Symbol to meet M/E Drawing Update JP2,JP9,JP10,JP11,JP20,JP40,JHDMI,JESAT,JCRT,
JDOCK Symbol0.24,24
Holes 11/1458 ME Update Holes to meet M/E Drawing Add back H52 become H_1P5N; Del CF4 0.233SB 11/1659 ATI Reserve to fix the OTS325055 Issue Reserve R83 PH to +3VS 0.220
60 KBC 11/16 EC33 Change design for EC team debug Change JP34.1 from +5VALW to +5VL 0.261 35 DOCK 11/16 EMC Connect DOCK guide pin to GND Add JDOCK.45/46 to GND 0.262 33 K/B 11/16 HW Fix KB matrix issue Del KSI6 and KSO9 out of page net connect 0.263 28,29 AUDIO 11/18 HPQ Make some Audio related design change Change C983,C984 from 1UF to 0.022UF. Change C1049,C1050,C1040,C1041
from 0.47UF to 0.022UF. Change R1002,R1005 from 20K to 0 ohm. Change C1044 from 10UF to 4.7UF. Remove R1000,R1004; Install R1001,R1003.
0.2
64 29 AUDIO 11/19 HPQ Make some Audio related design change Change R968,R969 from 40.2_0402 to 47_0603 0.2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
49 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
65 13 NB 11/20 ATI Design Change for NB A12 Version chip Remove U64,C1064,C1065,C1066,C1067,R1015,R1016,Q163,R1017.Install L19, remove L95
0.2
66 22 SB 11/20 ATI Design Change for SB A12 Version chip Install R593, remove R592 0.267 22 SB 11/20 HW Reduce SB Power Design-No IDE support Remove R12,C543,C544,C547,C536 0.268 33,34 Function Board 11/20 HW Reserve for Rachman UMA selective Reserve R555 for +5VALW_LED, add R554 for +3VL close to JP36.1
Reserve R1034 close to JP36.4,R1035 close JP36.5,Remove R1036Add R513 PH to +3VS close to U33.19
0.2
69 23 SB 11/20 HW Make the SB Strap Seeting for common Install R356 (10K_0402) 0.270 31 BlueTooth 11/20 HW Update BT design for common Change R520 from 47K_0402 to 10K_0402 0.271 34 Power On Switch 11/22 HW Cancel one reserved power on switch Del SW3 0.272 33 KBC 11/22 HW Modify SMB_EC_DA1/CK1 PH for common Change R528,R529 pin 2 connection from +5VL to +3VL 0.273 6 CPU 11/22 HW Link PROCHOT# between CPU and NB Add R59 close to Q2 0.274 19 SB 11/22 HW Reserve LPCCLK1 for debug card function Add R308 22_0402 for U15.E22 close to R362.1, remove R301 0.275 26 Express Card 11/22 HW To avoid New Card Switch leakage issue Add R54(0_0402) close to U21.6 0.276 28 Audio Codec 11/22 HW Reserve SPDIF OUT1 test point for verify Add T21 close to U27.45 0.277 10~13 NB, 11/23 HW BOM correct for SI-1 SMT build Update U3(SA00001ZG00-->SA00001ZG20);U10(SA00001Z300-->
SA00001Z310);U15(SA00001S510-->SA00001S560)0.2
78 19 SB 11/23 HW Change Crystal Res. size for layout space Change R389 from 0603 to 0402 0.279 22 SB 11/26 HW Reduce SB SATA Power Caps (Confirm with ATI FAE) Change C567,C568 from 10U_0805 to 1U_0805 0.280 28 Codec 11/26 HW SPDIF0 --> 1 design change to follow Vader Change U27.48/45 pin connection 0.281 34 T/P 11/28 HW Change T/P Power for reduce S4/S5 power consumption Remove R235; Add Q85, R645, Q34 0.282 14 HDMI 11/28 ATI Fix HDMI no function issue Remove R102; Add R101 0.283 15 CLK Gen. 11/28 HW Change design for new version CLK Gen. Remove R1045 0.284 28 Codec 11/28 HW Change EC_BEEP function become reserve Remove R563 0.2
20,2785 SB,CardReader 11/28 HW Disconnect D3E support for A version to avoid risk Remove R81,R369 0.23286 BIOS 11/28 HW Use Ext. BIOS as default Remove R221 0.2
87 34 LED 11/28 HW Cancel WLAN/WWAN ext pull high Remove R1041 0.288 19 SB 11/30 HW Fix PA M/E Interfere issue for SI-1 change Y3 from SJ100001U00 to SJ100006600 with 10PPM 0.289 06,19,
23SB 11/30 ATI ATI recommend for update Change R312 from 0_0402 to 33_0402; Change R356 from 10K_0402
to 2.2K_0402; Install C23 as 0.1UF_04020.2
90 33 KBC 11/30 HW Change 32.768KHz Main Source Vendor become EPSON Change Y7 from SJ100001V00 to SJ132P7K220 0.232 BIOS91 12/03 HW Cancel Ext. BIOS reflash design because of +3VL erroe Add R221; Remove U30,R226,R228,C489 0.234 LED92 12/03 HW Cancel G-Sensor INT2 LED function Remove Q156 0.2
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
50 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
01 19 SB HW Remove R303 from PCICLK3 and add R301 as 0 ohm. 0.3Add R303 and connect to CLK_PCI_ISO2.
23 Chage net name to PCI_CLK3.
29 Amplifier Change value from 4.7uF to 1uF.
Speaker Speaker right and left channel reverse. Reverse JP20 pin define.
31 Finger Printer Delete R622
32 BIOS ROM Reserve R221
Stuff U30, R228, R226, C489. Change power from +3VALW to +3VL
33 Add pull down resistor R1063.
T/P ON/OFF LED Reverse TP on/off LED
35 Docking Change R572 to 22 ohm and R566 to 2K ohm
35 MDC Change PCB Footprint from 3P3 to 4P0
12/26
12/26
12/26
12/26
12/26
12/26
EC
12/26
12/26
12/26
12/26
12/26
12/26
SBSB
BIOS ROM
HWHWHWHWHWHWHWHWECHWME
0.30.30.30.30.30.30.30.3
0.30.30.3
0203040506070809111213
01/03
HWHWHW
0.3
0.30.3
Delete R556, R557.
34R1036
Connect R1046 to JP36.3 and connect R1047 to JP36.9
Switch boardSwitch boardSwitch board
01/03
01/03 Option Cypress and ENE Cap. board.
Useless
Useless
ME change stand off.
Common design.
19
151617
3434
34
23
32
Power 0.333 Connect VFIX_EN to EC pin 110.EC 01/071814 HW 0.319 SB 01/08 Add pull high resistor R1064.
HW17 0.3Remove reserve circuit for Webcam and Digital MIC.01/08Webcam and Digital MIC20
19 EMI
0.3
24 SB 01/09 Add reserve cap. C1085~C1087.
25 19 EMI
0.3
SB Fine-tune R302, R303, R308 from 22 ohm to 33 ohm.
26 20 SB EMI
0.3
Add reserve cap. C1088~C1091
27 21 SB DFB Y4 Change Footprint to the same as Y2.
0.3
28 25 LAN DFB Change Y5 Footprint to the same as Y2.
0.3
25 Realtek22 LAN 01/08 Chage part number from SA000026Q00 to SA000026Q10
31 Layout23 USB port 01/08 Swap D11, D12, L51 pin define per layout request.
22 HW21 SB 01/08Change L61, L63, L66, L60, L67, L68, L69 to 0 ohm resistor.Change C528, C543, C566, C504 to MLCC tpye.Change C552 from 22uF to 4.7uF.
33 34 Switch board HW Add R1065 and R1066 for OPP power button board01/10 0.334 33 Keyboard connector 01/10 DFB Change Keyboard connector same as JBK00. 0.335 34 Lid switch connector 01/10 DFB Change Lid switch connector type. 0.336 34 Switch board 01/10 EMI Change R1048 and R1049 from 0 ohm to bead. 0.336 06 HDT debug port 01/14 AMD Stuff R26, R28 and R41. 0.3
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
51 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
37 25 LAN 01/14 HW Reserve Q1056, Q1057, C1077 and Q144. Change PJP605 to R1067. 0.38102E (10/100M 48 pin) can not support DSM function.
38 33 EC 01/14 HW Reserve R544 0.38102E (10/100M 48 pin) can not support DSM function.
39 11 NB 01/15 HW No support daul channel panel. Remove LVDS signal of Channel B. 0.340 17 LVDS 01/15 HW Remove LVDS signal of Channel B (remove C1061~C1063) 0.3No support daul channel panel.
41 15 Clock GEN. 01/15 HW Chagne C1074~C1076 to 12pF 0.3To slove noise issue.
42 15 Clock GEN. 01/15 Vendor Clock Gen. spec. update Change R379 to 158 ohm and R380 to 90.9 ohm. 0.3
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
52 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
01 25 LAN 02/12 HW Reserve D55. 0.4For ESD protect.
06 CPU Change CPU SM BUS from EC2 to EC1. 0.402/1504 Follow Trinity design.
Reserve C16.06 CPU 02/15
06 CPU 02/15
0506 Change R18 and R19 from 330 to 2.2K ohm.Follow Trinity design.HW
0.40.4
07 CPU 02/1507 Reserve C54.HW 0.412 NB 02/1508 Remove L96.HW 0.412 NB 02/1509 Change L12, L13 from bead to 0 ohm.HW 0.413 NB 02/1510 Change L16, L18, L19, L22 from bead to 0 ohm.HW 0.413 NB 02/1511 Remove L95.HW 0.424 Multibay connector 02/1512 Change JP10 Footprint.ME 0.427 Card Reader 02/1513 Change Card Reader LED active status. Reserve Q53 and R454, add R1070.HW 0.427 02/1514 Reserve R112 and add pull low resistor R1069.HW 0.431 BT 02/1515 Change JP32 Footprint and reverse pin define.ME 0.431 BT 02/1516 Saving Power consumption. Change BT power source from +3VALW to +3VS.HW 0.433 EC 02/1517 Remove JP34 and reserve R1068 for EC debug.HW 0.433 EC 02/1518 To solve can't power on when first plug in AC adapter. Change R1040 from 100K to 10K ohm and connect to +3VL_EC.HW 0.4
Change Card Reader LED active status.Card Reader
19 34 Debug SW 02/15 Remove SW2.HW 0.420 34 TP LED 02/15 Add D19 for PR sku.ME 0.421 11 NB 02/18 Change R371 from 10K to 300 ohm.HW 0.422 11 NB 02/18 Add pull low resistor R1072.HW 0.423 19 SB 02/18 Reserve C1085 and R303.HW 0.424 21 SB 02/18 To solve can't power on when first plug in AC adapter. Add R1071 and D56 to connect to AC_IN.HW 0.425 32 SPI BIOS 02/18 Remove U30, C489, R226, and R228. Stuff R221.HW 0.426 34 WL/BT LED control 02/18 Modify circuit WLAN/WWAN/BT LED control.HW 0.427 33 EC 02/18 Change R514 and R515 from 10K to 4.7K ohm.HW 0.4Follow Trinity design.
28 35 Screw hole 02/19 ME Add H57.To slove TP on/off button feeling no good when press. 0.429 34 02/19 ENE For ENE cap. board. Add LDO circuit (U65, R1073, C1097,C1099, J2). 0.4S/W board connector
For ENE cap. board.30 34 02/19 ENES/W board connector Change R554 pin 1 power plan from +3VL to +3VL_CAP. 0.431 For cap. board.34 S/W board connector 02/22 HW Add C1098. 0.432 11 To splve CRT rising/falling fail issue.NB 02/22 HW Reserve R62, R63, R64. 0.433 16 CRT connector 02/22 HW Change R211, R214 and R217 from 150 ohm to 75 ohm 0.4To splve CRT rising/falling fail issue.
1634 Change C472, C476, C858 from 22pF to 6pF.HW02/22CRT connector 0.4To splve CRT rising/falling fail issue.
35 34 Lid switch connector 02/22 HW To solve short issue for lid switch board. Move C1100 and C1101 from lid swtich board to M/B 0.4
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
53 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for HW Circuit
0.4
Item Issue DescriptionDateRequestOwner Solution Description Rev.Page# Title
To solve can not power on when use single core CPU.
For EMI request
64 21 SB 03/06 AMD Change C520 and C521 from 0.01uF to 1000pF.For eSATA GEN1 fail issue.
65 31 eSATA connector 03/06 AMD For eSATA GEN1 fail issue. Change C792 and C793 from 0.01uF to 1000pF.
63 21 SB 03/06 AMD For eSATA GEN1 fail issue. Change C520 and C521 from 0.01uF to 1000pF.
66 17 LCDVCC circuit 03/06 HW To solve LCD power up sequence fail. Change R225 from 470 ohm to 220 ohm.
67 15 Clock GEN. 03/06 HW Add C1123.
68 20 SB 03/06 HW Add D58 and connect to 3/5V_OK.
67 15 WWAN connector 03/06 HW Add power on/off control circuit (Q167, R1087).
67 15 WWAN/WLAN 03/06 HW Add D59 and D60.
To avoid CMOS data lose when shutdown suddenly.
To support wake on WWAN feature.
To avoid leakage power from SB.
For IDT CLOCK GEN.
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.4
HW Changed-List History-2Custom
54 54Friday, March 07, 2008
2007/08/02 2008/08/02Compal Electronics, Inc.
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.40.40.40.40.4
0.4
0.4
0.4
Version Change List ( P. I. R. List ) for HW Circuit
0.4
0.4
0.4
0.4
0.4
0.4
Rev.RequestOwner
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.4
Item Issue DescriptionDate Solution DescriptionPage# Title68 20 SB 03/06 HW To solve can not power on if use CPU with single core Stuff R83.
69 11 NB 03/06 HW Add R1085 and R1086.To support VariBright feature.
70 25 LAN 03/06 HW Stuff Q144, R1056, R1057, C1077 and reserve R1067.To reduce power consumption in S3 mode.
71 33 LAN 03/06 HW Stuff R544.To reduce power consumption in S3 mode.
72 18 HDMI 03/07 HW To pass HDMI test. Chagnge R315, R307, R173, R297, R172, R304, R139, R141 from 750 ohm to 715 ohm.
73 18 HDMI 03/07 HW For EMI request. Reserve 0 ohm and stuff common choke.