February 2015 Revision 004 - Intel · Document Number: 330837-004 Mobile 5th Generation Intel ... Intel® Pentium® Processor Family I/O, and Mobile Intel ... vPro™ technology,

Document Number: 330837-004

Mobile 5th Generation Intel® Core™ Processor Family I/O, Intel® Core™ M Processor Family I/O, Mobile Intel® Pentium® Processor Family I/O, and Mobile Intel® Celeron® Processor Family I/ODatasheet

February 2015

Revision 004

2 Datasheet

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.I2C is a two-wire communications bus/protocol developed by NXP. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including NXP Semiconductors N.V.Intel® Active Management Technology (Intel® AMT) requires activation and a system with a corporate network connection, an Intel® AMT-enabled chipset, network hardware and software. For notebooks, Intel AMT may be unavailable or limited over a host OS-based VPN, when connecting wirelessly, on battery power, sleeping, hibernating or powered off. Results dependent upon hardware, setup and configuration. For more information, visit http://www.intel.com/technology/platform-technology/intel-amt Intel® High Definition Audio (Intel® HD Audio) Requires an Intel® HD Audio enabled system. Consult your PC manufacturer for more information. Sound quality will depend on equipment and actual implementation. For more information about Intel HD Audio, visit http://www.intel.com/design/chipsets/hdaudio.htm.No computer system can provide absolute security under all conditions. Intel® Trusted Execution Technology (Intel® TXT) requires a computer system with Intel® Virtualization Technology, an Intel® TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel® TXT-compatible Measured Launched Environment (MLE). Intel® TXT also requires the system to contain a TPM v1.s. For more information, visit http://www.intel.com/technology/security. Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit http://www.intel.com/go/virtualization Intel® vPro™ Technology is sophisticated and requires setup and activation. Availability of features and results will depend upon the setup and configuration of your hardware, software and IT environment. To learn more visit: http://www.intel.com/technology/vpro Intel, Intel® High Definition Audio (Intel® HD Audio), Intel® Ethernet Network Connection X520-XX, Intel® Smart Response Technology, Intel® USB Prefetch Based Pause, Intel® Management Engine (Intel® ME), Intel® Virtualization Technology (Intel® VT), Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d), Intel® Rapid Storage Technology (Intel® RST), Intel® Management Engine Interface (Intel® MEI), Intel® Active Management Technology or Intel® AMT, Intel® Trusted Execution Technology (Intel® TXT), Intel® processor family, Intel® quad-core processor, Intel® multi-core processor, Intel® Centrino® 2 with vPro™ technology, Intel® Centrino® with vPro™ technology, Intel® Core™2 processor with vPro™ technology, Intel® Smart Response Technology, Intel® Anti-Theft Technology (Intel® AT), Intel® Audio Digital Signal Processor (DSP), Intel® Power Optimization, Intel® USB Pre-Fetch Based Pause, Intel® Serial I/O, Intel® 8 Series Chipset Family, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.*Other names and brands may be claimed as the property of others.Copyright © 2015, Intel Corporation

http://www.intel.com/technology/platform-technology/intel-amthttp://www.intel.com/design/chipsets/hdaudio.htm.http://www.intel.com/technology/security.http://www.intel.com/go/virtualizationhttp://www.intel.com/go/virtualizationhttp://www.intel.com/technology/vprohttp://www.intel.com/technology/vprohttp://www.intel.com/design/literature.htm

Datasheet 3

Contents

1 Introduction ............................................................................................................491.1 About this Manual..............................................................................................49

1.1.1 Chapter Descriptions .............................................................................511.2 Overview..........................................................................................................53

1.2.1 Capability Overview...............................................................................541.3 SKU Definition ..................................................................................................601.4 Device and Revision ID Table ..............................................................................631.5 Platform Controller Features ...............................................................................65

2 Signal Description ...................................................................................................672.1 Flexible I/O ......................................................................................................692.2 USB Interface ...................................................................................................702.3 PCI Express* ....................................................................................................722.4 Serial ATA (SATA) Interface ................................................................................742.5 Low Pin Count (LPC) Interface.............................................................................762.6 Interrupt Interface ............................................................................................762.7 Power Management Interface..............................................................................772.8 SMBus Interface................................................................................................802.9 System Management Interface............................................................................802.10 Real Time Clock (RTC) Interface ..........................................................................812.11 Miscellaneous Signals.........................................................................................812.12 Intel® High Definition Audio (Intel® HD Audio) Link ...............................................822.13 Intel® Serial I/O—I2S Interface ..........................................................................832.14 Intel® Serial I/O—Secure Digital I/O (SDIO) Interface............................................842.15 Intel® Serial I/O—General Purpose SPI Interface ...................................................852.16 Serial Peripheral Interface (SPI) ..........................................................................852.17 Intel® Serial I/O—Universal Asynchronous Receiver Transmitter (UART) Interface .....862.18 Intel® Serial I/O—I2C* Interface.........................................................................872.19 Controller Link ..................................................................................................872.20 Testability Signals .............................................................................................872.21 Clock Signals ....................................................................................................882.22 Digital Display Signals........................................................................................882.23 embedded DisplayPort* (eDP*) Backlight Control Signals........................................892.24 General Purpose I/O Signals ...............................................................................892.25 Manageability Signals ........................................................................................952.26 Power and Ground Signals ..................................................................................962.27 Pin Straps ........................................................................................................982.28 External RTC Circuitry ...................................................................................... 101

3 Platform Controller Hub (PCH) Pin States .............................................................. 1033.1 Integrated Pull-Ups and Pull-Downs ................................................................... 1033.2 Output and I/O Signals Planes and States........................................................... 1053.3 Power Planes for Input Signals .......................................................................... 111

4 PCH and System Clocks ......................................................................................... 1154.1 Platform Clocking Requirements ........................................................................ 1154.2 Functional Blocks ............................................................................................ 1164.3 Straps Related to Clock Configuration ................................................................ 1174.4 Clock Configuration Access Overview ................................................................. 1174.5 Integrated Clock Controller (ICC) Registers......................................................... 117

4.5.1 ICC Registers Under Intel® Management Engine (Intel® ME) Control ............................................................................. 118

4 Datasheet

4.5.1.1 SSCDIVINTPHASE_CPU100—100 MHz Clock SSC Divider IntegerPhase Direction Register .........................................................118

4.5.1.2 SSCTRIPARAM_CPU100—100 MHz Clock SSC Triangle Direction Register................................................................................118

4.5.1.3 OCKEN—Output Clock Enable Register ......................................1194.5.1.4 TMCPCIECLK—Timing Control PCIe* Clock Register.....................1194.5.1.5 ENPCIECLKRQ—Enable Control PCIe* CLKREQ Register ...............1204.5.1.6 SEOBP—Single-Ended Output Buffer Parameters Register ............1214.5.1.7 PM—Power Management Clock .................................................1214.5.1.8 PMSRCCLK—Power Management PCIe* Clock Register ................122

4.5.2 Miscellaneous ICC Register ...................................................................1244.5.2.1 OC_WDT_CTL—Overclocking Watchdog Timer Control Register.....124

5 Functional Description ...........................................................................................1275.1 PCI-to-PCI Bridge ............................................................................................127

5.1.1 PCI Bus Interface ................................................................................1275.1.2 PCI Legacy Mode .................................................................................127

5.2 PCI Express* Root Ports (D28:F0,F1,F2,F3,F4,F5) ................................................1275.2.1 Supported PCI Express* Port Configurations............................................1285.2.2 Interrupt Generation ............................................................................1285.2.3 Power Management .............................................................................129

5.2.3.1 S3/S4/S5 Support ..................................................................1295.2.3.2 Resuming from Suspended State..............................................1295.2.3.3 Device Initiated PM_PME Message ............................................1295.2.3.4 SMI/SCI Generation ...............................................................1305.2.3.5 Latency Tolerance Reporting (LTR) ...........................................130

5.2.4 SERR# Generation...............................................................................1305.2.5 Hot-Plug.............................................................................................131

5.2.5.1 Presence Detection.................................................................1315.2.5.2 SMI/SCI Generation ...............................................................131

5.2.6 Non-Common Clock Mode .....................................................................1315.3 Gigabit Ethernet Controller (B0:D25:F0) .............................................................132

5.3.1 GbE PCI Express* Bus Interface ............................................................1345.3.1.1 Transaction Layer...................................................................1345.3.1.2 Data Alignment......................................................................1345.3.1.3 Configuration Request Retry Status ..........................................134

5.3.2 Error Events and Error Reporting ...........................................................1345.3.2.1 Data Parity Error ....................................................................1345.3.2.2 Completion with Unsuccessful Completion Status........................135

5.3.3 Ethernet Interface ...............................................................................1355.3.3.1 Intel® Ethernet Network Connection I218LM/V Platform LAN

Connect Device Interface ........................................................1355.3.4 PCI Power Management........................................................................135

5.3.4.1 Wake Up...............................................................................1365.3.5 Configurable LEDs ...............................................................................1385.3.6 Function Level Reset Support (FLR)........................................................139

5.3.6.1 FLR Steps .............................................................................1395.4 Low Pin Count (LPC) Bridge (with System and Management Functions) (D31:F0)......140

5.4.1 Low Pin Count (LPC) Interface ...............................................................1405.4.1.1 LPC Cycle Types.....................................................................1405.4.1.2 Start Field Definition...............................................................1415.4.1.3 Cycle Type/Direction (CYCTYPE + DIR) .....................................1415.4.1.4 Size .....................................................................................1415.4.1.5 SYNC....................................................................................1425.4.1.6 SYNC Timeout .......................................................................1425.4.1.7 SYNC Error Indication .............................................................1425.4.1.8 LFRAME# Usage.....................................................................142

Datasheet 5

5.4.1.9 I/O Cycles ............................................................................ 1425.4.1.10 LPC Power Management ......................................................... 1435.4.1.11 Configuration and PCH Implications.......................................... 143

5.5 8254 Timers (D31:F0) ..................................................................................... 1435.5.1 Timer Programming............................................................................. 1445.5.2 Reading from the Interval Timer ........................................................... 145

5.5.2.1 Simple Read ......................................................................... 1455.5.2.2 Counter Latch Command ........................................................ 1455.5.2.3 Read Back Command ............................................................. 145

5.6 8259 Programmable Interrupt Controllers (PIC) (D31:F0) ..................................... 1465.6.1 Interrupt Handling............................................................................... 147

5.6.1.1 Generating Interrupts............................................................. 1475.6.1.2 Acknowledging Interrupts ....................................................... 1475.6.1.3 Hardware/Software Interrupt Sequence .................................... 148

5.6.2 Initialization Command Words (ICWx).................................................... 1495.6.2.1 ICW1 ................................................................................... 1495.6.2.2 ICW2 ................................................................................... 1495.6.2.3 ICW3 ................................................................................... 1495.6.2.4 ICW4 ................................................................................... 149

5.6.3 Operation Command Words (OCW)........................................................ 1505.6.4 Modes of Operation ............................................................................. 150

5.6.4.1 Fully-Nested Mode ................................................................. 1505.6.4.2 Special Fully-Nested Mode ...................................................... 1505.6.4.3 Automatic Rotation Mode (Equal Priority Devices) ...................... 1505.6.4.4 Specific Rotation Mode (Specific Priority) .................................. 1515.6.4.5 Poll Mode.............................................................................. 1515.6.4.6 Edge and Level Triggered Mode ............................................... 1515.6.4.7 End Of Interrupt (EOI) Operations ........................................... 1515.6.4.8 Normal End of Interrupt.......................................................... 1525.6.4.9 Automatic End of Interrupt Mode ............................................. 152

5.6.5 Masking Interrupts .............................................................................. 1525.6.5.1 Masking on an Individual Interrupt Request............................... 1525.6.5.2 Special Mask Mode................................................................. 152

5.6.6 Steering PCI Interrupts ........................................................................ 1525.7 Advanced Programmable Interrupt Controller (APIC) (D31:F0) .............................. 153

5.7.1 Interrupt Handling............................................................................... 1535.7.2 Interrupt Mapping ............................................................................... 1535.7.3 PCI/PCI Express* Message-Based Interrupts........................................... 1555.7.4 IOxAPIC Address Remapping ................................................................ 1555.7.5 External Interrupt Controller Support ..................................................... 155

5.8 Serial Interrupt (D31:F0) ................................................................................. 1555.8.1 Start Frame........................................................................................ 1565.8.2 Data Frames....................................................................................... 1565.8.3 Stop Frame ........................................................................................ 1565.8.4 Specific Interrupts Not Supported Using SERIRQ ..................................... 1575.8.5 Data Frame Format ............................................................................. 157

5.9 Real Time Clock (D31:F0)................................................................................. 1585.9.1 Update Cycles..................................................................................... 1585.9.2 Interrupts .......................................................................................... 1595.9.3 Lockable RAM Ranges .......................................................................... 1595.9.4 Century Rollover ................................................................................. 1595.9.5 Clearing Battery-Backed RTC RAM ......................................................... 159

5.10 Processor Interface (D31:F0) ............................................................................ 1615.10.1 Processor Interface Signals and VLW Messages ....................................... 161

5.10.1.1 INIT (Initialization) ................................................................ 1615.10.1.2 FERR# (Numeric Coprocessor Error)......................................... 162

6 Datasheet

5.10.1.3 NMI (Non-Maskable Interrupt) .................................................1625.10.1.4 Processor Power Good (PROCPWRGD).......................................162

5.10.2 Dual-Processor Issues ..........................................................................1625.10.2.1 Usage Differences ..................................................................162

5.10.3 Virtual Legacy Wire (VLW) Messages ......................................................1635.11 Power Management..........................................................................................163

5.11.1 Features.............................................................................................1635.11.2 Power Management Controller (PMC)......................................................1635.11.3 PCH and System Power States...............................................................1645.11.4 System Power Planes ...........................................................................1665.11.5 SMI#/SCI Generation...........................................................................166

5.11.5.1 PCI Express* SCI ...................................................................1685.11.5.2 PCI Express* Hot-Plug ............................................................169

5.11.6 C-States.............................................................................................1695.11.7 Dynamic 24 MHz Clock Control ..............................................................169

5.11.7.1 Conditions for Checking the 24 MHz Clock .................................1695.11.7.2 Conditions for Maintaining the 24 MHz Clock ..............................1705.11.7.3 Conditions for Stopping the 24 MHz Clock..................................1705.11.7.4 Conditions for Re-starting the 24 MHz Clock...............................1705.11.7.5 LPC Devices and CLKRUN#......................................................170

5.11.8 Sleep States .......................................................................................1715.11.8.1 Sleep State Overview .............................................................1715.11.8.2 Initiating Sleep State ..............................................................1715.11.8.3 Exiting Sleep States ...............................................................1715.11.8.4 PCI Express* WAKE# Signal and PME Event Message..................1735.11.8.5 Sx-G3-Sx, Handling Power Failures...........................................1735.11.8.6 Deep Sx................................................................................174

5.11.9 Event Input Signals and Their Usage ......................................................1765.11.9.1 PWRBTN# (Power Button) .......................................................1765.11.9.2 PME# (PCI Power Management Event) ......................................1775.11.9.3 SYS_RESET# Signal ...............................................................1775.11.9.4 THRMTRIP# Signal .................................................................177

5.11.10 ALT Access Mode .................................................................................1785.11.10.1 Write Only Registers with Read Paths in ALT Access Mode............1795.11.10.2 PIC Reserved Bits...................................................................1815.11.10.3 Read Only Registers with Write Paths in ALT Access Mode............181

5.11.11 System Power Supplies, Planes, and Signals............................................1815.11.11.1 Power Plane Control with SLP_S3#,

SLP_S4#, SLP_S5#, SLP_A# and SLP_LAN# .............................1815.11.11.2 SLP_S4# and Suspend-to-RAM Sequencing ...............................1825.11.11.3 PCH_PWROK Signal ................................................................1825.11.11.4 BATLOW# (Battery Low) .........................................................1825.11.11.5 SLP_LAN# Pin Behavior ..........................................................1825.11.11.6 SLP_WLAN# Pin Behavior........................................................1845.11.11.7 SUSPWRDNACK/SUSWARN#/GPIO30 Steady State Pin Behavior...1845.11.11.8 RTCRST# and SRTCRST#........................................................185

5.11.12 Legacy Power Management Theory of Operation ......................................1855.11.12.1 Mobile APM Power Management ...............................................185

5.11.13 Reset Behavior....................................................................................1855.11.14 Windows* InstantGo Power Save Mode (Windows* InstantGo PSM)............187

5.12 System Management (D31:F0) ..........................................................................1885.12.1 Theory of Operation .............................................................................188

5.12.1.1 Detecting a System Lockup .....................................................1885.12.1.2 Handling an Intruder ..............................................................1885.12.1.3 Detecting Improper Flash Programming ....................................1895.12.1.4 Heartbeat and Event Reporting Using SMLink/SMBus ..................189

5.12.2 Total Cost of Ownership (TCO) Modes.....................................................190

Datasheet 7

5.12.2.1 TCO Legacy/Compatible Mode ................................................. 1905.12.2.2 Advanced TCO Mode .............................................................. 191

5.13 General Purpose I/O (D31:F0) .......................................................................... 1925.13.1 Power Wells........................................................................................ 1925.13.2 SMI# SCI and NMI Routing................................................................... 1925.13.3 Triggering .......................................................................................... 1925.13.4 GPIO Registers Lockdown..................................................................... 1925.13.5 Serial POST Codes Over GPIO ............................................................... 193

5.13.5.1 Theory of Operation ............................................................... 1935.13.5.2 Serial Message Format ........................................................... 194

5.13.6 Peripheral IRQ .................................................................................... 1955.14 SATA Host Controller (D31:F2).......................................................................... 196

5.14.1 SATA 6Gb/s Support............................................................................ 1965.14.2 SATA Feature Support ......................................................................... 1965.14.3 Hot-Plug Operation.............................................................................. 197

5.15 Intel® Rapid Storage Technology (Intel® RST) Configuration................................. 1975.15.0.1 Intel® Rapid Storage Technology (Intel® RST) RAID Option ROM . 198

5.15.1 Intel® Smart Response Technology (Intel® RST) ..................................... 1985.15.2 Power Management Operation .............................................................. 198

5.15.2.1 Power State Mappings ............................................................ 1985.15.2.2 Power State Transitions .......................................................... 1995.15.2.3 Low Power Platform Consideration ........................................... 200

5.15.3 SATA Device Presence ......................................................................... 2005.15.4 SATA LED .......................................................................................... 2015.15.5 Advanced Host Controller Interface (AHCI) Operation............................... 2015.15.6 External SATA .................................................................................... 201

5.16 High Precision Event Timers (HPET) ................................................................... 2015.16.1 Timer Accuracy ................................................................................... 2025.16.2 Interrupt Mapping ............................................................................... 2025.16.3 Periodic Versus Non-Periodic Modes ....................................................... 2035.16.4 Enabling the Timers............................................................................. 2045.16.5 Interrupt Levels .................................................................................. 2045.16.6 Handling Interrupts ............................................................................. 2045.16.7 Issues Related to 64-Bit Timers with 32-Bit Processors............................. 204

5.17 USB Enhanced Host Controller Interface (EHCI) Host Controller (D29:F0) ............... 2055.17.1 Enhanced Host Controller (EHC) Initialization .......................................... 205

5.17.1.1 BIOS Initialization.................................................................. 2055.17.1.2 Driver Initialization ................................................................ 2055.17.1.3 Enhance Host Controller (EHC) Resets ...................................... 205

5.17.2 Data Structures in Main Memory ........................................................... 2055.17.3 USB 2.0 Enhanced Host Controller (EHC) DMA ........................................ 2065.17.4 Data Encoding and Bit Stuffing.............................................................. 2065.17.5 Packet Formats................................................................................... 2065.17.6 USB 2.0 Interrupts and Error Conditions................................................. 206

5.17.6.1 Aborts on USB 2.0 Initiated Memory Reads ............................... 2075.17.7 USB 2.0 Power Management................................................................. 207

5.17.7.1 Pause Feature ....................................................................... 2075.17.7.2 Suspend Feature ................................................................... 2075.17.7.3 ACPI Device States ................................................................ 2075.17.7.4 ACPI System States ............................................................... 208

5.17.8 USB 2.0 Legacy Keyboard Operation...................................................... 2085.17.9 USB 2.0 Based Debug Port ................................................................... 208

5.17.9.1 Theory of Operation .............................................................. 2095.17.10 EHCI Caching ..................................................................................... 2135.17.11 Intel® USB Pre-Fetch Based Pause ........................................................ 213

8 Datasheet

5.17.12 Function Level Reset Support (FLR)........................................................2135.17.12.1 FLR Steps .............................................................................214

5.17.13 USB Overcurrent Protection ..................................................................2145.18 Integrated USB 2.0 Rate Matching Hub ...............................................................214

5.18.1 Overview............................................................................................2145.18.2 Architecture........................................................................................215

5.19 eXtensible Host Controller Interface (xHCI) Controller (D20:F0) .............................2155.20 Flexible I/O.....................................................................................................2165.21 SMBus Controller (D31:F3) ...............................................................................217

5.21.1 Host Controller....................................................................................2175.21.1.1 Command Protocols................................................................218

5.21.2 Bus Arbitration ....................................................................................2215.21.3 Bus Timing .........................................................................................222

5.21.3.1 Clock Stretching.....................................................................2225.21.3.2 Bus Timeout (PCH as SMBus Master) ........................................222

5.21.4 Interrupts/SMI#..................................................................................2225.21.5 SMBALERT#........................................................................................2235.21.6 SMBus CRC Generation and Checking .....................................................2235.21.7 SMBus Slave Interface .........................................................................224

5.21.7.1 Format of Slave Write Cycle.....................................................2245.21.7.2 Format of Read Command.......................................................2265.21.7.3 Slave Read of RTC Time Bytes .................................................2285.21.7.4 Format of Host Notify Command ..............................................228

5.22 Intel® Serial I/O I2C* Controllers (D21:F1,F2).....................................................2295.22.1 Overview and Features.........................................................................2295.22.2 Protocols ............................................................................................230

5.22.2.1 Combined Formats .................................................................2305.22.3 DMA Controller Interface ......................................................................2305.22.4 Device Power Down Support .................................................................2315.22.5 Power Management .............................................................................231

5.22.5.1 Hardware Managed ................................................................2315.22.5.2 Runtime D3...........................................................................2315.22.5.3 Latency Tolerance Reporting (LTR) ...........................................231

5.22.6 Interrupts...........................................................................................2315.22.7 Error Handling.....................................................................................2325.22.8 Programmable SDA Hold Time...............................................................232

5.23 Thermal Management.......................................................................................2325.23.1 Thermal Sensor...................................................................................232

5.23.1.1 Internal Thermal Sensor Operation ...........................................2325.23.2 PCH Thermal Throttling ........................................................................2345.23.3 Thermal Reporting Over System Management Link 1 Interface (SMLink1) ...235

5.23.3.1 Block Read Address ................................................................2355.23.3.2 Block Read Command .............................................................2365.23.3.3 Read Data Format ..................................................................2365.23.3.4 Thermal Data Update Rate ......................................................2365.23.3.5 Temperature Comparator and Alert ..........................................2365.23.3.6 BIOS Set Up..........................................................................2375.23.3.7 SMBus Rules .........................................................................2375.23.3.8 Case for Considerations ..........................................................238

5.24 Intel® High Definition Audio (Intel® HD Audio) Overview (D27:F0).........................2405.24.1 Intel® High Definition Audio (Intel® HD Audio) Docking ............................241

5.24.1.1 Dock Sequence ......................................................................2415.24.1.2 Exiting D3/CRST# When Docked ..............................................2425.24.1.3 Cold Boot/Resume From S3 When Docked .................................2425.24.1.4 Undock Sequence...................................................................2425.24.1.5 Normal Undock ......................................................................243

Datasheet 9

5.24.1.6 Surprise Undock .................................................................... 2435.24.1.7 Interaction Between Dock/Undock and Power Management States 2445.24.1.8 Relationship Between HDA_DOCK_RST# and HDA_RST# ............ 244

5.25 Intel® Management Engine (Intel® ME) and Intel® ME Firmware 9.5...................... 2445.25.1 Intel® Management Engine (Intel® ME) Requirements ............................. 246

5.26 Serial Peripheral Interface (SPI) for Flash ........................................................... 2465.26.1 SPI Supported Feature Overview........................................................... 247

5.26.1.1 Non-Descriptor Mode.............................................................. 2475.26.1.2 Descriptor Mode .................................................................... 247

5.26.2 Flash Descriptor .................................................................................. 2485.26.2.1 Descriptor Master Region ........................................................ 250

5.26.3 Flash Access....................................................................................... 2515.26.3.1 Direct Access Security ............................................................ 2515.26.3.2 Register Access Security ......................................................... 251

5.26.4 Serial Flash Device Compatibility Requirements....................................... 2525.26.4.1 PCH SPI Based BIOS Requirements .......................................... 2525.26.4.2 Integrated LAN Firmware SPI Flash Requirements ...................... 2525.26.4.3 Intel® Management Engine Firmware (Intel® ME) Firmware SPI

Flash Requirements ............................................................... 2535.26.4.4 Hardware Sequencing Requirements ........................................ 253

5.26.5 Multiple Page Write Usage Model ........................................................... 2545.26.5.1 Soft Flash Protection .............................................................. 2555.26.5.2 BIOS Range Write Protection................................................... 2555.26.5.3 SMI# Based Global Write Protection ......................................... 255

5.26.6 Flash Device Configurations .................................................................. 2555.26.7 SPI Flash Device Recommended Pinout .................................................. 2565.26.8 Serial Flash Device Package.................................................................. 256

5.26.8.1 Common Footprint Usage Model............................................... 2565.26.8.2 Serial Flash Device Package Recommendations .......................... 257

5.27 Intel® Serial I/O General Purpose SPI Interface................................................... 2575.27.1 Overview and Features ........................................................................ 2575.27.2 Controller Behavior.............................................................................. 2575.27.3 DMA Controller Interface ...................................................................... 2585.27.4 Power Management ............................................................................. 258

5.27.4.1 Hardware Managed ................................................................ 2585.27.5 Interrupts .......................................................................................... 2595.27.6 Error Handling .................................................................................... 259

5.28 Intel® Serial I/O Secure Digital I/O (SDIO) Interface ........................................... 2595.28.1 Feature Overview................................................................................ 2595.28.2 Controller Overview............................................................................. 259

5.28.2.1 Interrupt .............................................................................. 2605.28.3 Power Management ............................................................................. 260

5.28.3.1 Runtime D3 Support .............................................................. 2605.28.3.2 Hardware Clock Gating ........................................................... 2605.28.3.3 Latency Tolerance Reporting ................................................... 260

5.29 Intel® Serial I/O UART Controllers ..................................................................... 2615.29.1 Feature Overview................................................................................ 2615.29.2 DMA Controller Interface ...................................................................... 2615.29.3 Interrupts .......................................................................................... 2615.29.4 Power Management ............................................................................. 262

5.29.4.1 Runtime D3 Support .............................................................. 2625.29.4.2 Hardware Managed Clock Gating.............................................. 2625.29.4.3 Latency Tolerance Reporting ................................................... 262

5.30 Feature Capability Mechanism ........................................................................... 2625.31 PCH Display Interface ...................................................................................... 263

5.31.1 Digital Display Side Band Signals........................................................... 263

10 Datasheet

5.31.1.1 DisplayPort* AUX CH ..............................................................2635.31.1.2 Display Data Channel (DDC) ....................................................2635.31.1.3 Hot-Plug Detect .....................................................................2635.31.1.4 Map of Digital Display Side Band Signals Per Display

Configuration.........................................................................2645.31.1.5 Panel Power Sequencing and Backlight Control ...........................2645.31.1.6 Pulse Width Modulation (PWM) Output Frequency and Calculation .265

5.32 Intel® Virtualization Technology (Intel® VT) ........................................................2655.32.1 Intel® VT-d Objectives .........................................................................2665.32.2 Intel® VT-d Features Supported ............................................................2665.32.3 Support for Function Level Reset (FLR) in PCH.........................................2665.32.4 Virtualization Support for PCH IOxAPIC...................................................2665.32.5 Virtualization Support for High Precision Event Timer (HPET) .....................267

5.33 Intel® Smart Sound Technology (Intel® SST) (D19:F0) ........................................2675.33.1 Intel® Smart Sound Technology (Intel® SST) Subsystem Overview............267

5.34 Intel® Rapid Storage Technology (Intel® RST) for PCIe* Storage ...........................2685.34.1 Supported Features Summary ...............................................................268

6 Electrical Characteristics........................................................................................2696.1 Absolute Maximum Ratings ...............................................................................2696.2 PCH Power Supply Range..................................................................................2696.3 General DC Characteristics................................................................................2706.4 AC Characteristics............................................................................................2826.5 Power Sequencing and Reset Signal Timings........................................................2936.6 Power Management Timing Diagrams .................................................................2966.7 AC Timing Diagrams.........................................................................................3016.8 Sequencing Rails Within the Same Well...............................................................315

7 Register and Memory Mapping ...............................................................................3177.1 PCI Devices and Functions ................................................................................3187.2 PCI Configuration Map ......................................................................................3197.3 I/O Map..........................................................................................................319

7.3.1 Fixed I/O Address Ranges.....................................................................3197.3.2 Variable I/O Decode Ranges..................................................................322

7.4 Memory Map ...................................................................................................3237.4.1 Boot-Block Update Scheme ...................................................................325

8 Chipset Configuration Registers .............................................................................3278.1 Chipset Configuration Registers (Memory Space) .................................................327

8.1.1 RPC—Root Port Configuration Register....................................................3298.1.2 RPFN—Root Port Function Number and Hide for PCI

Express* Root Ports Register.................................................................3308.1.3 UPDCR—Upstream Peer Decode Configuration Register.............................3318.1.4 BSPR—Backbone Scratch Pad Register 1104............................................3318.1.5 TRSR—Trap Status Register ..................................................................3328.1.6 TRCR—Trapped Cycle Register...............................................................3328.1.7 TWDR—Trapped Write Data Register ......................................................3328.1.8 IOTRn—I/O Trap Register (0–3) ............................................................3338.1.9 V0CTL—Virtual Channel 0 Resource Control Register ................................3348.1.10 V0STS—Virtual Channel 0 Resource Status Register .................................3348.1.11 V1CTL—Virtual Channel 1 Resource Control Register ................................3348.1.12 V1STS—Virtual Channel 1 Resource Status Register .................................3358.1.13 REC—Root Error Command Register.......................................................3358.1.14 DMIC—DMI Control Register .................................................................3358.1.15 DMC—DMI Miscellaneous Control Register...............................................3358.1.16 TCTL—TCO Configuration Register .........................................................3368.1.17 D31IP—Device 31 Interrupt Pin Register .................................................337

Datasheet 11

8.1.18 D29IP—Device 29 Interrupt Pin Register ................................................ 3388.1.19 D28IP—Device 28 Interrupt Pin Register ................................................ 3388.1.20 D27IP—Device 27 Interrupt Pin Register ................................................ 3398.1.21 D25IP—Device 25 Interrupt Pin Register ................................................ 3408.1.22 D22IP—Device 22 Interrupt Pin Register ................................................ 3408.1.23 D20IP—Device 20 Interrupt Pin Register ................................................ 3418.1.24 D31IR—Device 31 Interrupt Route Register ............................................ 3418.1.25 D29IR—Device 29 Interrupt Route Register ............................................ 3428.1.26 D28IR—Device 28 Interrupt Route Register ............................................ 3438.1.27 D27IR—Device 27 Interrupt Route Register ............................................ 3448.1.28 D25IR—Device 25 Interrupt Route Register ............................................ 3458.1.29 D23IR—Device 23 Interrupt Route Register ............................................ 3468.1.30 D22IR—Device 22 Interrupt Route Register ............................................ 3478.1.31 D20IR—Device 20 Interrupt Route Register ............................................ 3488.1.32 D21IR—Device 21 Interrupt Route Register ............................................ 3498.1.33 D19IR—Device 19 Interrupt Route Register ............................................ 3508.1.34 ACPIIRQEN—ACPI IRQ Enable Register .................................................. 3508.1.35 OIC—Other Interrupt Control Register.................................................... 3518.1.36 WADT_AC—Wake Alarm Device Timer—AC Register................................. 3518.1.37 WADT_DC—Wake Alarm Device Timer—DC Register ................................ 3528.1.38 WADT_EXP_AC—Wake Alarm Device Expired Timer—AC Register .............. 3528.1.39 WADT_EXP_DC—Wake Alarm Device Expired Timer—DC Register .............. 3538.1.40 PRSTS—Power and Reset Status Register ............................................... 3538.1.41 PM_CFG—Power Management Configuration Register ............................... 3548.1.42 DEEP_S3_POL—Deep Sx From S3 Power Policies Register......................... 3558.1.43 DEEP_S4_POL—Deep Sx From S4 Power Policies Register......................... 3568.1.44 DEEP_S5_POL—Deep Sx From S5 Power Policies Register......................... 3568.1.45 DSX_CFG—Deep Sx Configuration Register............................................. 3578.1.46 PMSYNC_CFG—PMSYNC Configuration Register ....................................... 3588.1.47 ACPI_TMR_CTL—ACPI Timer Control Register ......................................... 3588.1.48 RC—RTC Configuration Register ............................................................ 3598.1.49 HPTC—High Precision Timer Configuration Register .................................. 3598.1.50 GCS—General Control and Status Register.............................................. 3608.1.51 BUC—Backed Up Control Register.......................................................... 3618.1.52 FD—Function Disable Register............................................................... 3628.1.53 CG—Clock Gating Register.................................................................... 3648.1.54 FDSW—Function Disable SUS Well Register............................................. 3648.1.55 DISPBDF—Display Bus, Device, and Function Initialization Register............ 3658.1.56 FD2—Function Disable 2 Register .......................................................... 3658.1.57 PRCSUS—Power Reduction Control SUS Well Register .............................. 365

9 Gigabit LAN Configuration Registers ...................................................................... 3679.1 Gigabit LAN Configuration Registers

(Gigabit LAN—D25:F0)..................................................................................... 3679.1.1 VID—Vendor Identification Register

(Gigabit LAN—D25:F0)......................................................................... 3689.1.2 DID—Device Identification Register

(Gigabit LAN—D25:F0)......................................................................... 3689.1.3 PCICMD—PCI Command Register (Gigabit LAN—D25:F0).......................... 3699.1.4 PCISTS—PCI Status Register (Gigabit LAN—D25:F0)................................ 3709.1.5 RID—Revision Identification Register

(Gigabit LAN—D25:F0)......................................................................... 3719.1.6 CC—Class Code Register (Gigabit LAN—D25:F0)...................................... 3719.1.7 CLS—Cache Line Size Register (Gigabit LAN—D25:F0) ............................. 3719.1.8 PLT—Primary Latency Timer Register

(Gigabit LAN—D25:F0)......................................................................... 371

12 Datasheet

9.1.9 HEADTYP—Header Type Register (Gigabit LAN—D25:F0)...........................3729.1.10 MBARA—Memory Base Address Register A

(Gigabit LAN—D25:F0) .........................................................................3729.1.11 MBARB—Memory Base Address Register B

(Gigabit LAN—D25:F0) .........................................................................3729.1.12 MBARC—Memory Base Address Register C

(Gigabit LAN—D25:F0) .........................................................................3739.1.13 SVID—Subsystem Vendor ID Register

(Gigabit LAN—D25:F0) .........................................................................3739.1.14 SID—Subsystem ID Register (Gigabit LAN—D25:F0) ................................3739.1.15 ERBA—Expansion ROM Base Address Register

(Gigabit LAN—D25:F0) .........................................................................3749.1.16 CAPP—Capabilities List Pointer Register

(Gigabit LAN—D25:F0) .........................................................................3749.1.17 INTR—Interrupt Information Register

(Gigabit LAN—D25:F0) .........................................................................3749.1.18 MLMG—Maximum Latency/Minimum Grant Register

(Gigabit LAN—D25:F0) .........................................................................3749.1.19 STCL—System Time Control Low Register

(Gigabit LAN—D25:F0) .........................................................................3759.1.20 STCH—System Time Control High Register

(Gigabit LAN—D25:F0) .........................................................................3759.1.21 LTRCAP—System Time Control High Register

(Gigabit LAN—D25:F0) .........................................................................3759.1.22 CLIST1—Capabilities List Register 1 (Gigabit LAN—D25:F0).......................3769.1.23 PMC—PCI Power Management Capabilities Register

(Gigabit LAN—D25:F0) .........................................................................3769.1.24 PMCS—PCI Power Management Control and Status

Register (Gigabit LAN—D25:F0).............................................................3779.1.25 DR—Data Register (Gigabit LAN—D25:F0) ..............................................3789.1.26 CLIST2—Capabilities List Register 2 (Gigabit LAN—D25:F0).......................3789.1.27 MCTL—Message Control Register (Gigabit LAN—D25:F0)...........................3789.1.28 MADDL—Message Address Low Register

(Gigabit LAN—D25:F0) .........................................................................3799.1.29 MADDH—Message Address High Register

(Gigabit LAN—D25:F0) .........................................................................3799.1.30 MDAT—Message Data Register (Gigabit LAN—D25:F0)..............................3799.1.31 FLRCAP—Function Level Reset Capability Register

(Gigabit LAN—D25:F0) .........................................................................3799.1.32 FLRCLV—Function Level Reset Capability Length and Version Register

(Gigabit LAN—D25:F0) .........................................................................3809.1.33 DEVCTRL—Device Control Register (Gigabit LAN—D25:F0) ........................380

9.2 Gigabit LAN Capabilities and Status Registers ......................................................3819.2.1 GBECSR_00—Gigabit Ethernet Capabilities and Status Register 00 .............3819.2.2 GBECSR_18—Gigabit Ethernet Capabilities and Status Register 18 .............3829.2.3 GBECSR_20—Gigabit Ethernet Capabilities and Status Register 20 .............3829.2.4 GBECSR_2C—Gigabit Ethernet Capabilities and Status Register 2C.............3839.2.5 GBECSR_F00—Gigabit Ethernet Capabilities and Status Register F00 ..........3839.2.6 GBECSR6—Gigabit Ethernet Capabilities and Status Register 6 ..................3839.2.7 GBECSR_5400—Gigabit Ethernet Capabilities and Status Register 5400 ......3849.2.8 GBECSR_5404—Gigabit Ethernet Capabilities and Status Register 5404 ......3849.2.9 GBECSR_5800—Gigabit Ethernet Capabilities and Status Register 5800 ......3849.2.10 GBECSR_5B54—Gigabit Ethernet Capabilities and Status Register 5B54......384

10 LPC Interface Bridge Registers (D31:F0)................................................................38510.1 PCI Configuration Registers (LPC I/F—D31:F0) ....................................................385

10.1.1 VID—Vendor Identification Register (LPC I/F—D31:F0) .............................386

Datasheet 13

10.1.2 DID—Device Identification Register (LPC I/F—D31:F0) ............................. 38610.1.3 PCICMD—PCI COMMAND Register (LPC I/F—D31:F0) ............................... 38710.1.4 PCISTS—PCI Status Register (LPC I/F—D31:F0) ...................................... 38710.1.5 RID—Revision Identification Register (LPC I/F—D31:F0) ........................... 38810.1.6 PI—Programming Interface Register (LPC I/F—D31:F0)............................ 38810.1.7 SCC—Sub Class Code Register (LPC I/F—D31:F0).................................... 38810.1.8 BCC—Base Class Code Register (LPC I/F—D31:F0) .................................. 38810.1.9 PLT—Primary Latency Timer Register (LPC I/F—D31:F0)........................... 38910.1.10 HEADTYP—Header Type Register (LPC I/F—D31:F0) ................................ 38910.1.11 SS—Subsystem Identifiers Register (LPC I/F—D31:F0)............................. 38910.1.12 CAPP—Capability List Pointer Register (LPC I/F—D31:F0).......................... 38910.1.13 PMBASE—ACPI Base Address Register (LPC I/F—D31:F0) ......................... 39010.1.14 ACPI_CNTL—ACPI Control Register (LPC I/F—D31:F0).............................. 39010.1.15 GPIOBASE—GPIO Base Address Register

(LPC I/F—D31:F0)............................................................................... 39110.1.16 GC—GPIO Control Register (LPC I/F—D31:F0)......................................... 39110.1.17 PIRQ[n]_ROUT—PIRQ[A,B,C,D] Routing Control Register

(LPC I/F—D31:F0)............................................................................... 39210.1.18 SIRQ_CNTL—Serial IRQ Control Register

(LPC I/F—D31:F0)............................................................................... 39310.1.19 PIRQ[n]_ROUT—PIRQ[E,F,G,H] Routing Control Register

(LPC I/F—D31:F0)............................................................................... 39410.1.20 LPC_IBDF—IOxAPIC Bus:Device:Function Register

(LPC I/F—D31:F0)............................................................................... 39410.1.21 LPC_HnBDF—HPET n Bus:Device:Function Register

(LPC I/F—D31:F0)............................................................................... 39510.1.22 LPC_I/O_DEC—I/O Decode Ranges Register

(LPC I/F—D31:F0)............................................................................... 39610.1.23 LPC_EN—LPC I/F Enables Register (LPC I/F—D31:F0) .............................. 39710.1.24 GEN1_DEC—LPC I/F Generic Decode Range 1 Register

(LPC I/F—D31:F0)............................................................................... 39810.1.25 GEN2_DEC—LPC I/F Generic Decode Range 2 Register



(LPC I/F—D31:F0)............................................................................... 39910.1.28 ULKMC—USB Legacy Keyboard/Mouse

Control Register (LPC I/F—D31:F0) ....................................................... 40010.1.29 LGMR—LPC I/F Generic Memory Range Register

(LPC I/F—D31:F0)............................................................................... 40110.1.30 BIOS_SEL1—BIOS Select 1 Register (LPC I/F—D31:F0)............................ 40210.1.31 BIOS_SEL2—BIOS Select 2 Register

(LPC I/F—D31:F0)............................................................................... 40310.1.32 BIOS_DEC_EN1—BIOS Decode Enable

Register (LPC I/F—D31:F0) .................................................................. 40310.1.33 BIOS_CNTL—BIOS Control Register

(LPC I/F—D31:F0)............................................................................... 40510.1.34 FDCAP—Feature Detection Capability ID Register

(LPC I/F—D31:F0)............................................................................... 40610.1.35 FDLEN—Feature Detection Capability Length Register

(LPC I/F—D31:F0)............................................................................... 40610.1.36 FDVER—Feature Detection Version Register

(LPC I/F—D31:F0)............................................................................... 40610.1.37 FVECIDX—Feature Vector Index Register

(LPC I/F—D31:F0)............................................................................... 406

14 Datasheet

10.1.38 FVECD—Feature Vector Data Register (LPC I/F—D31:F0) ...............................................................................407

10.1.39 Feature Vector Space ...........................................................................40710.1.39.1 FVEC0—Feature Vector Register 0 ............................................40710.1.39.2 FVEC1—Feature Vector Register 1 ............................................40810.1.39.3 FVEC2—Feature Vector Register 2 ............................................40810.1.39.4 FVEC3—Feature Vector Register 3 ............................................408

10.1.40 RCBA—Root Complex Base Address Register (LPC I/F—D31:F0) ...............................................................................409

10.2 Timer I/O Registers..........................................................................................40910.2.1 TCW—Timer Control Word Register ........................................................41010.2.2 SBYTE_FMT—Interval Timer Status Byte Format Register..........................41210.2.3 Counter Access Ports Register ...............................................................413

10.3 8259 Interrupt Controller (PIC) Registers ............................................................41310.3.1 Interrupt Controller I/O MAP .................................................................41310.3.2 ICW1—Initialization Command Word 1 Register .......................................41410.3.3 ICW2—Initialization Command Word 2 Register .......................................41510.3.4 ICW3—Master Controller Initialization Command

Word 3 Register ..................................................................................41510.3.5 ICW3—Slave Controller Initialization Command

Word 3 Register ..................................................................................41610.3.6 ICW4—Initialization Command Word 4 Register .......................................41610.3.7 OCW1—Operational Control Word 1 (Interrupt Mask)

Register .............................................................................................41710.3.8 OCW2—Operational Control Word 2 Register ...........................................41710.3.9 OCW3—Operational Control Word 3 Register ...........................................41810.3.10 ELCR1—Master Controller Edge/Level Triggered Register...........................41910.3.11 ELCR2—Slave Controller Edge/Level Triggered Register ............................420

10.4 Advanced Programmable Interrupt Controller (APIC) ............................................42110.4.1 APIC Register Map ...............................................................................42110.4.2 IND—Index Register ............................................................................42210.4.3 DAT—Data Register .............................................................................42210.4.4 EOIR—EOI Register..............................................................................42210.4.5 ID—Identification Register ....................................................................42310.4.6 VER—Version Register..........................................................................42310.4.7 REDIR_TBL—Redirection Table Register ..................................................424

10.5 Real Time Clock Registers .................................................................................42610.5.1 I/O Register Address Map .....................................................................42610.5.2 Indexed Registers................................................................................427

10.5.2.1 RTC_REGA—Register A ...........................................................42810.5.2.2 RTC_REGB—Register B (General Configuration)..........................42910.5.2.3 RTC_REGC—Register C (Flag Register)......................................43010.5.2.4 RTC_REGD—Register D (Flag Register) .....................................430

10.6 Processor Interface Registers ............................................................................43110.6.1 NMI_SC—NMI Status and Control Register ..............................................43110.6.2 NMI_EN—NMI Enable (and Real Time Clock Index) Register ......................43210.6.3 PORT92—INIT Register.........................................................................43210.6.4 RST_CNT—Reset Control Register ..........................................................433

10.7 Power Management Registers ............................................................................43410.7.1 Power Management PCI Configuration Registers

(PM—D31:F0) .....................................................................................43410.7.1.1 GEN_PMCON_1—General PM Configuration 1 Register

(PM—D31:F0)........................................................................43510.7.1.2 GEN_PMCON_2—General PM Configuration 2 Register

(PM—D31:F0)........................................................................436

Datasheet 15

10.7.1.3 GEN_PMCON_3—General PM Configuration 3 Register (PM—D31:F0) ....................................................................... 438

10.7.1.4 GEN_PMCON_LOCK—General Power Management Configuration Lock Register ........................................................................ 440

10.7.1.5 BM_BREAK_EN_2 Register #2 (PM—D31:F0)............................. 44010.7.1.6 BM_BREAK_EN Register (PM—D31:F0) ..................................... 441

10.7.2 APM I/O Decode Register ..................................................................... 44210.7.2.1 APM_CNT—Advanced Power Management Control Port Register ... 44210.7.2.2 APM_STS—Advanced Power Management Status Port Register..... 442

10.7.3 Power Management I/O Registers.......................................................... 44310.7.3.1 PM1_STS—Power Management 1 Status Register ....................... 44410.7.3.2 PM1_EN—Power Management 1 Enable Register ........................ 44510.7.3.3 PM1_CNT—Power Management 1 Control Register...................... 44610.7.3.4 PM1_TMR—Power Management 1 Timer Register........................ 44710.7.3.5 SMI_EN—SMI Control and Enable Register ................................ 44810.7.3.6 SMI_STS—SMI Status Register ................................................ 45010.7.3.7 GPE_CNTL—General Purpose Control Register............................ 45210.7.3.8 DEVACT_STS—Device Activity Status Register ........................... 45210.7.3.9 PM2_CNT—Power Management 2 Control Register...................... 45310.7.3.10 GPE0_STS[31:0]—General Purpose Event 0 Status [31:0]

Register ............................................................................... 45310.7.3.11 GPE0_STS[63:32]—General Purpose Event 0 Status [63:32]

Register ............................................................................... 45410.7.3.12 GPE0_STS[94:64]—General Purpose Event 0 Status [94:64]

Register ............................................................................... 45410.7.3.13 GPE0_STS[127:96]—General Purpose Event 0 Status [127:96].... 45410.7.3.14 GPE0_EN[31:0]—General Purpose Event 0 Enable [31:0] Register 45710.7.3.15 GPE0_EN[63:32]—General Purpose Event 0 Enable [63:32]

Register ............................................................................... 45710.7.3.16 GPE0_EN[94:64]—General Purpose Event 0 Enable [94:64]

Register ............................................................................... 45810.7.3.17 GPE0_EN[127:96]—General Purpose Event 0 Enables [127:96]

Register ............................................................................... 45810.8 System Management TCO Registers................................................................... 460

10.8.1 TCO_RLD—TCO Timer Reload and Current Value Register ......................... 46110.8.2 TCO_DAT_IN—TCO Data In Register ...................................................... 46110.8.3 TCO_DAT_OUT—TCO Data Out Register ................................................. 46110.8.4 TCO1_STS—TCO1 Status Register ......................................................... 46210.8.5 TCO2_STS—TCO2 Status Register ......................................................... 46310.8.6 TCO1_CNT—TCO1 Control Register........................................................ 46410.8.7 TCO2_CNT—TCO2 Control Register........................................................ 46510.8.8 TCO_MESSAGE1 and TCO_MESSAGE2 Registers...................................... 46510.8.9 TCO_WDCNT—TCO Watchdog Control Register........................................ 46610.8.10 SW_IRQ_GEN—Software IRQ Generation Register ................................... 46610.8.11 TCO_TMR—TCO Timer Initial Value Register............................................ 466

10.9 General Purpose I/O Registers .......................................................................... 46710.9.1 GPIO_OWN[31:0]—GPIO Ownership Register.......................................... 46810.9.2 GPIO_OWN[63:32]—GPIO Ownership Register ........................................ 46810.9.3 GPIO_OWN[94:64]—GPIO Ownership Register ........................................ 46910.9.4 GPIPIRQ2IOXAPIC—GPI PIRQ to IOxAPIC Enable Register......................... 46910.9.5 GPO_BLINK—GPO Blink Enable Register ................................................. 46910.9.6 GP_SER_BLINK—GP Serial Blink Register ............................................... 47010.9.7 GP_SB_CMDSTS—GP Serial Blink Command

Status Register ................................................................................... 47010.9.8 GP_GB_DATA[31:0]—GP Serial Blink Data Register ................................. 47110.9.9 GPI_NMI_EN[47:32]—GPI NMI Enable Register ....................................... 47110.9.10 GPI_NMI_STS[47:32]—GPI NMI Status Register...................................... 471

16 Datasheet

10.9.11 GPI_ROUT[94:0]—GPIO Input Route Register..........................................47210.9.12 ALT_GPI_SMI_STS[47:32]—Alternate GPI SMI Status Register ..................47210.9.13 ALT_GPI_SMI_EN[47:32]—Alternate GPI SMI Enable Register ...................47310.9.14 GP_RST_SEL[31:0]—GPIO Reset Select Register......................................47310.9.15 GP_RST_SEL[63:32]—GPIO Reset Select Register....................................47410.9.16 GP_RST_SEL[75:64]—GPIO Reset Select Register....................................47410.9.17 GPIO_GC—GPIO Global Configuration Register ........................................47510.9.18 GPI_IS[31:0]—GPI Interrupt Status [31:0] Register.................................47510.9.19 GPI_IS[63:32]—GPI Interrupt Status [63:32] Register .............................47610.9.20 GPI_IS[94:64]—GPI Interrupt Status [94:64] Register .............................47710.9.21 GPI_IE[31:0]—GPI Interrupt Enable [31:0] Register ................................47710.9.22 GPI_IE[63:32]—GPI Interrupt Enable [63:32] Register .............................47810.9.23 GPI_IE[94:64]—GPI Interrupt Enable [94:64] Register .............................47810.9.24 GPnCONFIGA—GPIO Configuration A Register

(Where n = GPIO Pin Number) ..............................................................47910.9.25 GPnCONFIGB—GPIO Configuration B Register

(Where n = GPIO Pin Number) ..............................................................480

11 SATA Controller Registers (D31:F2) .......................................................................48111.1 PCI Configuration Registers (SATA–D31:F2) ........................................................481

11.1.1 VID—Vendor Identification Register (SATA—D31:F2)................................48311.1.2 DID—Device Identification Register (SATA—D31:F2) ................................48311.1.3 PCICMD—PCI Command Register (SATA–D31:F2) ....................................48311.1.4 PCISTS—PCI Status Register (SATA–D31:F2) ..........................................48411.1.5 RID—Revision Identification Register (SATA—D31:F2) ..............................48411.1.6 PI—Programming Interface Register (SATA–D31:F2) ................................485

11.1.6.1 When Sub Class Code Register (D31:F2:Offset 0Ah) = 01h..........48511.1.6.2 When Sub Class Code Register (D31:F2:Offset 0Ah) = 04h..........48511.1.6.3 When Sub Class Code Register (D31:F2:Offset 0Ah) = 06h..........485

11.1.7 SCC—Sub Class Code Register (SATA–D31:F2)........................................48611.1.8 BCC—Base Class Code Register

(SATA–D31:F2SATA–D31:F2)................................................................48611.1.9 PMLT—Primary Master Latency Timer Register

(SATA–D31:F2)...................................................................................48611.1.10 HTYPE—Header Type Register (SATA–D31:F2) ........................................48711.1.11 ABAR—AHCI Base Address Register (SATA–D31:F2).................................48711.1.12 SVID—Subsystem Vendor Identification Register

(SATA–D31:F2)...................................................................................48711.1.13 SID—Subsystem Identification Register (SATA–D31:F2) ...........................48811.1.14 CAP—Capabilities Pointer Register (SATA–D31:F2) ...................................48811.1.15 INT_LN—Interrupt Line Register (SATA–D31:F2) .....................................48811.1.16 INT_PN—Interrupt Pin Register (SATA–D31:F2) .......................................48811.1.17 PID—PCI Power Management Capability Identification

Register (SATA–D31:F2).......................................................................48911.1.18 PC—PCI Power Management Capabilities Register

(SATA–D31:F2)...................................................................................48911.1.19 PMCS—PCI Power Management Control and Status

Register (SATA–D31:F2).......................................................................48911.1.20 MSICI—Message Signaled Interrupt Capability

Identification Register (SATA–D31:F2) ...................................................49011.1.21 MSIMC—Message Signaled Interrupt Message

Control Register (SATA–D31:F2)............................................................49111.1.22 MSIMA—Message Signaled Interrupt Message

Address Register (SATA–D31:F2)...........................................................49211.1.23 MSIMD—Message Signaled Interrupt Message

Data Register (SATA–D31:F2) ...............................................................492

Datasheet 17

11.1.24 MAP—Address Map Register (SATA–D31:F2) ........................................... 49211.1.25 PCS—Port Control and Status Register (SATA–D31:F2) ............................ 49311.1.26 SCLKGC—SATA Clock Gating Control Register ......................................... 49411.1.27 SCLKGC2—SATA Clock Gating Control 2 Register..................................... 49511.1.28 SGC—SATA General Configuration Register............................................. 49611.1.29 SATACR0—SATA Capability Register 0 (SATA–D31:F2) ............................. 49711.1.30 SATACR1—SATA Capability Register 1 (SATA–D31:F2) ............................. 49711.1.31 FLRCID—FLR Capability ID Register (SATA–D31:F2) ................................ 49811.1.32 FLRCLV—FLR Capability Length and Version Register (SATA–D31:F2)......... 49811.1.33 FLRC—FLR Control Register (SATA–D31:F2) ........................................... 49811.1.34 SP Scratch Pad Register (SATA–D31:F2) ................................................ 49911.1.35 BFCS—BIST FIS Control/Status Register (SATA–D31:F2) .......................... 49911.1.36 BFTD1—BIST FIS Transmit Data1 Register (SATA–D31:F2)....................... 50011.1.37 BFTD2—BIST FIS Transmit Data2 Register (SATA–D31:F2)....................... 500

11.2 Bus Master IDE I/O Registers (D31:F2) .............................................................. 50111.2.1 BMIC[P,S]—Bus Master IDE Command Register (D31:F2) ......................... 50211.2.2 BMIS[P,S]—Bus Master IDE Status Register (D31:F2) .............................. 50311.2.3 BMID[P,S]—Bus Master IDE Descriptor Table Pointer

Register (D31:F2) ............................................................................... 50411.2.4 AIR—AHCI Index Register (D31:F2)....................................................... 50411.2.5 AIDR—AHCI Index Data Register (D31:F2) ............................................. 504

11.3 Serial ATA Index/Data Pair Superset Registers .................................................... 50511.3.1 SINDX—Serial ATA Index Register (D31:F2) ........................................... 50511.3.2 SDATA—Serial ATA Data Register (D31:F2) ............................................ 506

11.3.2.1 PxSSTS—Serial ATA Status Register (D31:F2) ........................... 50611.3.2.2 PxSCTL—Serial ATA Control Register (D31:F2)........................... 50711.3.2.3 PxSERR—Serial ATA Error Register (D31:F2) ............................. 508

11.4 AHCI Registers (D31:F2) .................................................................................. 51011.4.1 AHCI Generic Host Control Registers (D31:F2) ........................................ 511

11.4.1.1 CAP—Host Capabilities Register (D31:F2).................................. 51111.4.1.2 GHC—Global PCH Control Register (D31:F2).............................. 51311.4.1.3 IS—Interrupt Status Register (D31:F2)..................................... 51411.4.1.4 PI—Ports Implemented Register (D31:F2)................................. 51411.4.1.5 VS—AHCI Version Register (D31:F2) ........................................ 51511.4.1.6 EM_LOC—Enclosure Management Location Register (D31:F2) ...... 51511.4.1.7 EM_CTRL—Enclosure Management Control Register (D31:F2) ...... 51611.4.1.8 CAP2—HBA Capabilities Extended Register ................................ 51711.4.1.9 RSTF—Intel® RST Feature Capabilities Register ......................... 517

11.4.2 Port Registers (D31:F2) ....................................................................... 51911.4.2.1 PxCLB—Port [3:0] Command List Base Address Register

(D31:F2) .............................................................................. 52111.4.2.2 PxCLBU—Port [3:0] Command List Base Address Upper

32-Bits Register (D31:F2) ....................................................... 52111.4.2.3 PxFB—Port [3:0] FIS Base Address Register (D31:F2) ................ 52211.4.2.4 PxFBU—Port [3:0] FIS Base Address Upper 32-Bits

Register (D31:F2).................................................................. 52211.4.2.5 PxIS—Port [3:0] Interrupt Status Register (D31:F2)................... 52311.4.2.6 PxIE—Port [3:0] Interrupt Enable Register (D31:F2) .................. 52411.4.2.7 PxCMD—Port [3:0] Command Register (D31:F2)........................ 52511.4.2.8 PxTFD—Port [3:0] Task File Data Register (D31:F2) ................... 52811.4.2.9 PxSIG—Port [3:0] Signature Register (D31:F2) ......................... 52911.4.2.10 PxSSTS—Port [3:0] Serial ATA Status Register (D31:F2)............. 52911.4.2.11 PxSCTL—Port [3:0] Serial ATA Control Register (D31:F2)............ 53011.4.2.12 PxSERR—Port [3:0] Serial ATA Error Register (D31:F2) .............. 53211.4.2.13 PxSACT—Port [3:0] Serial ATA Active Register (D31:F2) ............. 53311.4.2.14 PxCI—Port [3:0] Command Issue Register (D31:F2)................... 53311.4.2.15 PxDEVSLP—Port [3:0] Device Sleep (D31:F2)............................ 534

18 Datasheet

12 EHCI Controller Registers (D29:F0)........................................................................53512.1 USB EHCI Configuration Registers

(USB EHCI—D29:F0)........................................................................................53512.1.1 VID—Vendor Identification Register (USB EHCI—D29:F0) .........................53612.1.2 DID—Device Identification Register (USB EHCI—D29:F0) ..........................53612.1.3 PCICMD—PCI Command Register (USB EHCI—D29:F0).............................53712.1.4 PCISTS—PCI Status Register (USB EHCI—D29:F0)...................................53812.1.5 RID—Revision Identification Register

(USB EHCI—D29:F0)............................................................................53812.1.6 PI—Programming Interface Register

(USB EHCI—D29:F0)............................................................................53912.1.7 SCC—Sub Class Code Register (USB EHCI—D29:F0) ................................53912.1.8 BCC—Base Class Code Register (USB EHCI—D29:F0) ...............................53912.1.9 PMLT—Primary Master Latency Timer Register

(USB EHCI—D29:F0)............................................................................54012.1.10 HEADTYP—Header Type Register (USB EHCI—D29:F0) .............................54012.1.11 MEM_BASE—Memory Base Address Register

(USB EHCI—D29:F0)............................................................................54012.1.12 SVID—USB EHCI Subsystem Vendor Identification

Register (USB EHCI—D29:F0) ...............................................................54112.1.13 SID—USB EHCI Subsystem Identification Register

(USB EHCI—D29:F0)............................................................................54112.1.14 CAP_PTR—Capabilities Pointer Register

(USB EHCI—D29:F0)............................................................................54112.1.15 INT_LN—Interrupt Line Register (USB EHCI—D29:F0) ..............................54112.1.16 INT_PN—Interrupt Pin Register (USB EHCI—D29:F0)................................54212.1.17 PWR_CAPID—PCI Power Management Capability ID

Register (USB EHCI—D29:F0) ...............................................................54212.1.18 NXT_PTR1—Next Item Pointer #1 Register

(USB EHCI—D29:F0)............................................................................54212.1.19 PWR_CAP—Power Management Capabilities Register

(USB EHCI—D29:F0)............................................................................54312.1.20 PWR_CNTL_STS—Power Management Control/

Status Register (USB EHCI—D29:F0) .....................................................54412.1.21 DEBUG_CAPID—Debug Port Capability ID Register

(USB EHCI—D29:F0)............................................................................54512.1.22 NXT_PTR2—Next Item Pointer #2 Register

(USB EHCI—D29:F0)............................................................................54512.1.23 DEBUG_BASE—Debug Port Base Offset Register

(USB EHCI—D29:F0)............................................................................54512.1.24 USB_RELNUM—USB Release Number Register

(USB EHCI—D29:F0)............................................................................54512.1.25 FL_ADJ—Frame Length Adjustment Register

(USB EHCI—D29:F0)............................................................................54612.1.26 PWAKE_CAP—Port Wake Capability Register

(USB EHCI—D29:F0)............................................................................54712.1.27 LEG_EXT_CAP—USB EHCI Legacy Support Extended

Capability Register (USB EHCI—D29:F0).................................................54712.1.28 LEG_EXT_CS—USB EHCI Legacy Support Extended

Control/Status Register (USB EHCI—D29:F0) ..........................................54812.1.29 SPECIAL_SMI—Intel Specific USB 2.0 SMI Register

(USB EHCI—D29:F0)............................................................................55012.1.30 OCMAP—Overcurrent Mapping Register ..................................................55112.1.31 RMHWKCTL—RMH Wake Control Register................................................55212.1.32 ACCESS_CNTL—Access Cont

February 2015 Revision 004 - Intel · Document Number: 330837-004 Mobile 5th Generation Intel ... Intel® Pentium® Processor Family I/O, and Mobile Intel ... vPro™ technology,

Documents