Embedded Tutorial: Breaking the Dynamic Power Barrier ...mrg/W2A_1.pdf · clock distribution network using coupled standing-wave oscillators,” in ACM/IEEE Design Automation Conference
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Embedded Tutorial: Breaking the Dynamic Power Barrier using
• and integration into existing design tools and methodologies.
However, solutions to the above problems are becoming apparent
in recent years. This tutorial discusses each of the prior issues and
presents interim solutions to many of them.
In particular, the skepticism of designers to accept a multi-
disciplinary methodology that requires knowledge of analog/RF
circuits, digital design, and computer-aided design is problematic.
Because of this, research into design tools and methodologies is
the biggest challenge in the full-scale adoption of these technologies
in mainstream ICs. The synthesis of a resonant clock distribution
network to synchronize an entire system, complete with a global
and local clock networks, is a gargantuan task, but is of the utmost
importance for future low-power needs and the adoption of such a
promising technique.
ACKNOWLEDGMENTS
This work was supported in part by the National Science Foun-
dation under grant CCF-1053838.
REFERENCES
[1] M. R. Guthaus, G. Wilke, and R. Reis, “Non-uniform clock meshoptimization with linear programming buffer insertion,” in ACM/IEEE
Design Automation Conference (DAC), June 2010, pp. 74–79.
[2] M. Guthaus, X. Hu, G. Wilke, G. Flache, and R. Reis, “High-performance clock mesh optimization,” ACM Transactions on Design
Automation of Electronic Systems (TODAES), vol. 17, no. 3, pp. 33:1–33:17, June 2012.
[3] M. Guthaus, G. Wilke, and R. Reis, “Revisiting automated physicalsynthesis of high-performance clock networks,” ACM Transactions on
Design Automation of Electronic Systems (TODAES), vol. 18, no. 2, pp.31:1–31:27, March 2013.
[4] F. O’Mahony, C. Yue, M. Horowitz, and S. Wong, “Design of a 10GHzclock distribution network using coupled standing-wave oscillators,” inACM/IEEE Design Automation Conference (DAC), June 2003, pp. 682–687.
[5] V. Chi, “Salphasic distribution of clock signals for synchronous sys-tems,” IEEE Transactions on Computers, vol. 43, no. 5, pp. 597 – 602,May 1994.
[6] J. Wood, T. C. Edwards, and S. Lipa, “Rotary traveling-wave oscil-lator arrays: A new clock technology,” IEEE Journal of Solid-State
Circuits (JSSC), vol. 36, no. 11, pp. 1654–1664, November 2001.
[7] A. Drake, K. Nowka, T. Nguyen, J. Burns, and R. Brown, “Resonantclocking using distributed parasitic capacitance,” IEEE Journal of Solid-
State Circuits (JSSC), vol. 39, no. 9, pp. 1520 – 1528, September 2004.
[8] S. Chan, P. Restle, K. Shepard, N. James, and R. Franch, “A 4.6GHzresonant global clock distribution network,” in IEEE International
Solid-State Circuits Conference (ISSCC), February 2004, pp. 342 – 343.
[9] S. C. Chan, K. L. Shepard, and P. J. Restle, “Design of resonantglobal clock distributions,” in International Conference on Computer
Design (ICCD), October 2003, pp. 248–253.
[10] C. Ziesler, S. Kim, and M. Papaefthymiou, “A resonant clock generatorfor single-phase adiabatic systems,” in IEEE International Symposium
on Low Power Electronics and Design (ISLPED), August 2001, pp.159–164.
[11] J.-Y. Chueh, M. Papaefthymiou, and C. Ziesler, “Two-phase resonantclock distribution,” in IEEE International Symposium on Very Large
Scale Integration (ISVLSI), May 2005, pp. 65–70.
[12] J. Rosenfeld and E. Friedman, “Design methodology for global resonanth-tree clock distribution networks,” IEEE Transactions on Very Large
[13] M. R. Guthaus, “Distributed LC resonant clock tree synthesis,” in IEEE
International Symposium on Circuits and Systems (ISCAS), May 2011,pp. 1215–1218.
[14] X. Hu and M. R. Guthaus, “Distributed resonant clock grid synthesis(ROCKS),” in ACM/IEEE Design Automation Conference (DAC), June2011, pp. 516–521.
[15] X. Hu, W. Condley, and M. R. Guthaus, “Library-aware resonantclock synthesis (LARCS),” in ACM/IEEE Design Automation Confer-
ence (DAC), June 2012, pp. 145–150.
[16] X. Hu and M. Guthaus, “Distributed LC resonant clock grid synthesis,”IEEE Transactions on Circuits and Systems I (TCAS-I), 2012.
[17] W. Condley, X. Hu, and M. Guthaus, “A methodology for local resonantclock synthesis using LC-assisted local clock buffers,” in International
Conference on Computer-Aided Design (ICCAD), November 2011, pp.503–506.
[18] V. Sathe, S. Arekapudi, C. Ouyang, M. Papaefthymiou, A. Ishii, andS. Naffziger, “Resonant clock design for a power-efficient high-volumex86-64 microprocessors,” in IEEE International Solid-State Circuits
Conference (ISSCC), February 2012, pp. 68–70.
[19] M. Guthaus and B. Taskin, “High-performance, low-power resonantclocking: Embedded tutorial,” in IEEE/ACM International Conference
on Computer-Aided Design (ICCAD), 2012, pp. 742–745.
[20] R. M. Senger, E. D. Marsman, M. S. McCorquodale, F. H. Gebara,K. L. Kraver, M. R. Guthaus, and R. B. Brown, “A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference,” inACM/IEEE Design Automation Conference (DAC), June 2003, pp. 520–525.
[21] E. D. Marsman, R. M. Senger, M. S. McCorquodale, M. R. Guthaus,R. A. Ravindran, G. S. Dasinka, S. A. Mahlke, and R. B. Brown, “A 16-bit low-power microcontroller with monolithic MEMS-LC clocking,” inIEEE International Symposium on Circuits and Systems (ISCAS), 2005,pp. 624–627.
[22] H. Skinner, X. Hu, and M. R. Guthaus, “Harmonic resonant clocking,”in IFIP/IEEE International Conference on Very Large Scale Integra-
tion (VLSI-SoC), 2012, pp. 59–64.
[23] V. Sathe, S. Arekapudi, A. Ishii, C. Ouyang, M. Papaefthymiou, andS. Naffziger, “Resonant-clock design for a power-efficient, high-volumex86-64 microprocessor,” IEEE Journal of Solid-State Circuits (JSSC),vol. 48, no. 1, pp. 140–149, 2013.