Top Banner
Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits 5. Instrumentation Amplifier
15

Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Jul 29, 2018

Download

Documents

dodiep
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Prof. Dr. Qiuting HuangIntegrated Systems Laboratory

Electronic Circuits

5. Instrumentation Amplifier

Page 2: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Precise amplification of weak sensor signals in the presence of distortion and noise, typically at microvolt level

High input impedance Internal feedback to achieve desired functionality Selectable gain, typically 𝐺𝐺 = 10, 100, 1000 Quality of InAmps determined by Common mode rejection ratio (CMRR) Voltage offset Noise

Application example: ECG

ETH 2Integrated Systems Laboratory

Characteristics of Instrumentation Amplifiers

and sensor front-end

Page 3: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Voltage difference amplifier Amplifies the difference signal with a precise gain Suppresses distortion (common mode signals) Presents the same impedance at both input terminals

Differential gain must be equal for both input branches

Set 𝑅𝑅1 = 𝑅𝑅3, 𝑅𝑅2 = 𝑅𝑅4 to equally load both input branches

ETH 3Integrated Systems Laboratory

Basic Instrumentation Amplifier

with 𝑉𝑉i+ = 0,

with 𝑉𝑉iβˆ’ = 0,

𝑉𝑉o = βˆ’π‘…π‘…4𝑅𝑅3

𝑉𝑉iβˆ’

𝑉𝑉o =𝑅𝑅2

𝑅𝑅1 + 𝑅𝑅2�𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3

𝑉𝑉i+

𝑉𝑉o =𝑅𝑅2 𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

𝑉𝑉i+ βˆ’π‘…π‘…4𝑅𝑅3

𝑉𝑉iβˆ’ =𝑅𝑅2𝑅𝑅1

1 + 𝑅𝑅4𝑅𝑅3

1 + 𝑅𝑅2𝑅𝑅1

𝑉𝑉i+ βˆ’π‘…π‘…4𝑅𝑅3

𝑉𝑉iβˆ’

superposition principle:

𝑉𝑉o = 𝐺𝐺 οΏ½ 𝑉𝑉i+ βˆ’ 𝐺𝐺 οΏ½ 𝑉𝑉iβˆ’ 𝐺𝐺 =𝑅𝑅2𝑅𝑅1

=𝑅𝑅4𝑅𝑅3

Page 4: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Try to obtain ideally high input impedance by input buffering

ETH 4Integrated Systems Laboratory

Buffered Instrumentation Amplifier

𝑉𝑉id = 𝑉𝑉i+ βˆ’ 𝑉𝑉iβˆ’ 𝑉𝑉icm =𝑉𝑉i+ + 𝑉𝑉iβˆ’

2

𝑉𝑉iβˆ’ = Vicm βˆ’Vid2

𝑉𝑉i+ = Vicm +Vid2

𝑉𝑉o = 𝑅𝑅2 𝑅𝑅3+𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

(Vicm+ Vid2

) βˆ’ 𝑅𝑅4𝑅𝑅3

(Vicm βˆ’ Vid2

)

𝑉𝑉o = 𝑉𝑉icm𝑅𝑅2 𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

βˆ’π‘…π‘…4𝑅𝑅3

+Vid2

𝑅𝑅2 𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

+𝑅𝑅4𝑅𝑅3

𝐴𝐴cm =𝑉𝑉o𝑉𝑉icm

=𝑅𝑅2 𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

βˆ’π‘…π‘…4𝑅𝑅3

𝐴𝐴d =𝑉𝑉o𝑉𝑉id

=12

𝑅𝑅2 𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

+𝑅𝑅4𝑅𝑅3

𝐢𝐢𝐢𝐢𝑅𝑅𝑅𝑅 =𝐴𝐴d𝐴𝐴cm

=12𝑅𝑅3 + 𝑅𝑅4 𝑅𝑅2 + 𝑅𝑅1 + 𝑅𝑅2 𝑅𝑅4

𝑅𝑅2𝑅𝑅3 βˆ’ 𝑅𝑅4𝑅𝑅1

Page 5: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

ETH 5Integrated Systems Laboratory

InAmp - Common Mode Rejection and Precision

Resistor manufacturing tolerance 𝑅𝑅1 = 𝑅𝑅 1 + πœ–πœ–

Example:

𝑅𝑅2 = 𝑅𝑅3 = 𝑅𝑅4 = 𝑅𝑅

𝐢𝐢𝐢𝐢𝑅𝑅𝑅𝑅 =12𝑅𝑅2

𝑅𝑅2(3 + 1 + πœ–πœ–)(1 βˆ’ 1 βˆ’ πœ–πœ–)

β‰ˆ2πœ–πœ–

πœ–πœ– = 1% β‡’ 𝐢𝐢𝐢𝐢𝑅𝑅𝑅𝑅 = 200 = 46 dB

to achieve 𝐢𝐢𝐢𝐢𝑅𝑅𝑅𝑅 β‰₯ 100𝑑𝑑𝑑𝑑: πœ–πœ– ≀ 0.002%

𝐢𝐢𝐢𝐢𝑅𝑅𝑅𝑅 =12𝑅𝑅3 + 𝑅𝑅4 𝑅𝑅2 + 𝑅𝑅1 + 𝑅𝑅2 𝑅𝑅4

𝑅𝑅2𝑅𝑅3 βˆ’ 𝑅𝑅4𝑅𝑅1

𝑅𝑅2𝑅𝑅1

=𝑅𝑅4𝑅𝑅3

leads to infinite CMRR, but can not be realized with real-world resistorsdue to manufacturing deviations

πœ–πœ– β‰ͺ 1

Page 6: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

ETH 6Integrated Systems Laboratory

Instrumentation Amplifier – Input Stage Gain

Differential gain of input stage:

𝐴𝐴B =𝑉𝑉Bd𝑉𝑉id

=𝑉𝑉B+ βˆ’ 𝑉𝑉Bβˆ’π‘‰π‘‰i+ βˆ’ 𝑉𝑉iβˆ’

= 1 +𝑅𝑅5 + 𝑅𝑅6𝑅𝑅7

𝑅𝑅6 = 𝑅𝑅5 β‡’ 𝐴𝐴B = 1 +2𝑅𝑅5𝑅𝑅7

CMRR increased by factor of 𝐴𝐴B

𝐢𝐢𝐢𝐢𝑅𝑅𝑅𝑅 =𝐴𝐴𝐴d𝐴𝐴cm

= 𝐴𝐴B𝐴𝐴d𝐴𝐴cm

𝐴𝐴𝐴d =𝑉𝑉o𝑉𝑉id

=𝐴𝐴B2

𝑅𝑅2 𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

+𝑅𝑅4𝑅𝑅3

𝑅𝑅1 = 𝑅𝑅3, 𝑅𝑅2= 𝑅𝑅4

𝐴𝐴𝐴d =𝑅𝑅2𝑅𝑅1𝐴𝐴B

Total differential gain:

𝑉𝑉id = 𝑉𝑉i+ βˆ’ 𝑉𝑉iβˆ’

𝑉𝑉Bd = 𝑉𝑉B+ βˆ’ 𝑉𝑉Bβˆ’

Differential input

Differential output of

the input stage

Common mode gain of input stage:

𝑉𝑉i+ = 𝑉𝑉iβˆ’ = 𝑉𝑉CM β‡’ ideal op-amp 𝑉𝑉d = 0β‡’ no current flowing through 𝑅𝑅7, northrough 𝑅𝑅5 and 𝑅𝑅6 β‡’ 𝑉𝑉B+ = 𝑉𝑉CM = 𝑉𝑉Bβˆ’

𝐴𝐴cm,B =𝑉𝑉B+ + 𝑉𝑉Bβˆ’π‘‰π‘‰i+ + 𝑉𝑉iβˆ’

= 1

Total common mode gain:

𝐴𝐴cm = 𝐴𝐴cm,B𝑅𝑅2 𝑅𝑅3 + 𝑅𝑅4𝑅𝑅3(𝑅𝑅1+𝑅𝑅2)

βˆ’π‘…π‘…4𝑅𝑅3

Page 7: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

𝑅𝑅7 placed externally or programmable internally Called gain resistor 𝑅𝑅G Gain accuracy depends on tolerance on 𝑅𝑅G Selectable-gain pins in some models

ETH 7Integrated Systems Laboratory

Instrumentation Amplifier - Architecture

Page 8: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Offset has its origin in small, production-related deviations of integrated devices from their nominal values

ETH 8Integrated Systems Laboratory

Voltage Offsets in Differential Amplifiers

For symmetry 𝐼𝐼D1 = 𝐼𝐼D2 β‡’ 𝑉𝑉TH1 =𝑉𝑉TH2 is necessary

But: 𝑉𝑉TH1 = 𝑉𝑉TH,𝑉𝑉TH2 = 𝑉𝑉TH + 𝑉𝑉ϡ π‘‰π‘‰πœ–πœ– caused by production deviation An offset voltage 𝑉𝑉os = π‘‰π‘‰πœ–πœ– can be

added externally in order to restore symmetry

Then 𝑉𝑉TH1 = 𝑉𝑉TH = 𝑉𝑉TH2 + 𝑉𝑉ϡ βˆ’ 𝑉𝑉os

Page 9: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Small signal compared to a relatively large offset High gain desirable

ETH 9Integrated Systems Laboratory

Trouble with Voltage Offsets in Amplifiers

𝑉𝑉i 𝑑𝑑small input signal, 10πœ‡πœ‡V

𝑉𝑉i + 𝑉𝑉os

𝑑𝑑Relatively large voltage offset, 10mV

The voltage offset needs to be compensated, otherwise, the output voltage 𝑉𝑉o reaches the saturation level even for small values of 𝑉𝑉i

At saturation level, the amplified signal is distorted

𝑉𝑉o = 𝐺𝐺(𝑉𝑉i + 𝑉𝑉os)

𝑑𝑑Amplification by gain 𝐺𝐺 = 100

max. 𝑉𝑉oof amplifier

distorted signal

Page 10: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

ETH 10Integrated Systems Laboratory

Inverting Amplifier with DC Offset Voltage

If 𝐴𝐴o β†’ ∞ then 𝑉𝑉d β†’ 0, 𝑉𝑉dβ€² = 𝑉𝑉os

KCL: 𝑉𝑉oβˆ’π‘‰π‘‰os𝑅𝑅2

= βˆ’π‘‰π‘‰π‘–π‘–βˆ’π‘‰π‘‰os𝑅𝑅1

β‡’ 𝑉𝑉o = βˆ’π‘…π‘…2𝑅𝑅1𝑉𝑉i + 1 + 𝑅𝑅2

𝑅𝑅1𝑉𝑉os

Offset term can become problematic if |𝑉𝑉i| β‰ˆ |𝑉𝑉os|

sensor applications

offset term

Page 11: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Offsets 𝑉𝑉os1, 𝑉𝑉os2 can be seen as part of the input signals 𝑉𝑉i+ and 𝑉𝑉iβˆ’ 𝑉𝑉os1, 𝑉𝑉os2 see the same gain as input signal

𝑉𝑉o𝑠𝑠 = 𝑉𝑉os2 βˆ’ 𝑉𝑉os1 1 + 𝑅𝑅5+𝑅𝑅6𝑅𝑅7

Offsets can be modeled as uncorrelated random variables. This means that 𝑉𝑉os2 βˆ’ 𝑉𝑉os1 is also a random variable, with twice the variance

ETH 11Integrated Systems Laboratory

Input Stage Voltage Offset

Page 12: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Offset trimming (β€œnulling”) by external components in op-amp

If such compensation methods are not appropriate, amplifiers based on signal chopping can be used chopper amplifiers

ETH 12Integrated Systems Laboratory

Voltage Offset Compensation in Integrated Amplifiers

741 op-amp

(as used in thelaboratory)

Page 13: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

ETH 13Integrated Systems Laboratory

Chopping Principle

𝑓𝑓s

𝑓𝑓s𝑓𝑓c𝑓𝑓c + 𝑓𝑓s𝑓𝑓c βˆ’ 𝑓𝑓s

𝑉𝑉i+

𝑉𝑉iβˆ’π‘“π‘“

𝐹𝐹

𝐹𝐹𝑉𝑉i+ =𝐴𝐴2𝛿𝛿(𝑓𝑓 βˆ’ 𝑓𝑓s)

𝑉𝑉i+ = 𝐴𝐴cos 2πœ‹πœ‹π‘‘π‘‘π‘“π‘“s Fourier transform,

negative frequencies

neglected for simplicity

𝑉𝑉i+ = 𝐴𝐴cos 2πœ‹πœ‹π‘‘π‘‘π‘“π‘“s + 𝑉𝑉os

𝐹𝐹𝑉𝑉i+ =𝐴𝐴2𝛿𝛿 𝑓𝑓 βˆ’ 𝑓𝑓s + 𝑉𝑉os𝛿𝛿(𝑓𝑓)

𝑉𝑉i+ = cos 2πœ‹πœ‹π‘‘π‘‘π‘“π‘“c 𝐴𝐴cos 2πœ‹πœ‹π‘‘π‘‘π‘“π‘“s + 𝑉𝑉os

𝐹𝐹𝑉𝑉i+ =𝐴𝐴4𝛿𝛿 𝑓𝑓 βˆ’ (𝑓𝑓c + 𝑓𝑓s) +

𝐴𝐴4𝛿𝛿 𝑓𝑓 βˆ’ (𝑓𝑓c βˆ’ 𝑓𝑓s) + 𝑉𝑉os𝛿𝛿(𝑓𝑓)

𝐹𝐹c =12𝛿𝛿 𝑓𝑓 βˆ’ 𝑓𝑓c𝑠𝑠c = cos 2πœ‹πœ‹π‘‘π‘‘π‘“π‘“c

𝑉𝑉o+

𝑉𝑉oβˆ’

𝑓𝑓s 𝑓𝑓

𝐹𝐹

𝑓𝑓

𝐹𝐹

𝐺𝐺

𝑉𝑉os𝑉𝑉i+ 𝑉𝑉o++ βˆ’

𝐺𝐺

𝑉𝑉os𝑠𝑠c

𝑉𝑉o++ βˆ’π‘‰π‘‰i+

𝐺𝐺

𝑉𝑉i+ =𝐴𝐴2

[cos 2πœ‹πœ‹π‘‘π‘‘(𝑓𝑓sβˆ’π‘“π‘“c) + cos 2πœ‹πœ‹π‘‘π‘‘(𝑓𝑓s+𝑓𝑓c) ] + 𝑉𝑉os

Page 14: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

The output of the chopper amplifier is finally low pass filtered in order to suppress out of band frequencies

ETH 14Integrated Systems Laboratory

Chopping Principle

𝐹𝐹o+ =𝐺𝐺𝐴𝐴4𝛿𝛿 𝑓𝑓 βˆ’ 𝑓𝑓s

𝑠𝑠c

𝑉𝑉o++ βˆ’π‘‰π‘‰i+

𝑉𝑉os

𝐺𝐺 LPF

𝑠𝑠c𝑉𝑉𝐴i+

𝑉𝑉o+ =𝐺𝐺𝐴𝐴2

cos 2πœ‹πœ‹π‘‘π‘‘π‘“π‘“s + 𝑉𝑉os 𝐺𝐺cos 2πœ‹πœ‹π‘“π‘“c

+ 𝐺𝐺𝐺𝐺4

cos(2πœ‹πœ‹π‘‘π‘‘(𝑓𝑓s + 2𝑓𝑓c)) + 𝐺𝐺𝐺𝐺4

cos(2πœ‹πœ‹π‘‘π‘‘(𝑓𝑓s βˆ’ 2𝑓𝑓c))

𝐹𝐹o+ =𝐺𝐺𝐴𝐴4𝛿𝛿 𝑓𝑓 βˆ’ 𝑓𝑓s +

𝐺𝐺𝑉𝑉os2

𝛿𝛿 𝑓𝑓 βˆ’ 𝑓𝑓c +𝐺𝐺𝐴𝐴8𝛿𝛿(𝑓𝑓 βˆ’ 𝑓𝑓s βˆ’ 2𝑓𝑓c) +

𝐺𝐺𝐴𝐴8𝛿𝛿(𝑓𝑓 + 𝑓𝑓s βˆ’ 2𝑓𝑓c)

𝑠𝑠c𝑉𝑉o+

+ βˆ’π‘‰π‘‰i+

𝑉𝑉os

𝐺𝐺

𝑠𝑠c

𝑓𝑓𝑓𝑓s 𝑓𝑓c

𝐹𝐹

2𝑓𝑓c

Page 15: Electronic Circuits - ETH Zeleccirc/docs/restricted/lecture05.pdfΒ Β· Electronic Circuits 5. ... πœ–πœ–β‰€0.002%. ... ETH Integrated Systems Laboratory 6 Instrumentation Amplifier

Summary:1. The chopper amplifier modulates

the input signal 𝑉𝑉i+β€² to a high frequency 𝑓𝑓c

2. The amplifier adds offset and amplifies the modulated (chopped) input signal

3. In the second modulation step the amplified signal is demodulated to 𝑓𝑓s, while the offset is modulated at 𝑓𝑓c

4. The demodulated amplified signal is low-pass filtered

ETH 15Integrated Systems Laboratory

Chopping Amplifiers

𝑓𝑓

𝐹𝐹

Note: The chopping principle can also be applied to suppress other low-frequency interferences, such as flicker noise

𝑓𝑓c

𝑓𝑓

𝐹𝐹

𝑓𝑓c

𝑓𝑓

𝐹𝐹

𝑓𝑓s 𝑓𝑓c

𝑓𝑓

𝐹𝐹

𝑓𝑓s