ECNG 1014: Digital Electronics Lecture 3: Technology This presentation can be used for non-commercial purposes as long as this note and the copyright footers.
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
ECNG 1014: Digital ElectronicsECNG 1014: Digital ElectronicsLecture 3: TechnologyLecture 3: Technology
This presentation can be used for non-commercial purposes as long as this note and the copyright footers are not removed
Basic Operational Characteristics and Parameters of
Integrated Circuits
CMOS Technology
Overview of TTL Technology
Some Practical Considerations
(c) Lucien Ngalamou 3
1. Introduction
Technology = Mean and physical implementation of real digital circuits whose behaviors are dictated by digital laws (combinational or sequential)
To understand some of the issues related to the technology, a number of questions must be answered such as: What type of electronic basic element (passive or active) can be used to
implement a simple gate as an “inverter”? How efficient is an implementation in terms of power and speed? What is the level of integration? How to characterize a digital electronic device?
We are fortunate that these questions were answered properly in the past by many physicists. We will present their outcomes in term of technology.
(c) Lucien Ngalamou 4
2. Basic Operational Characteristics and Parameters
Digital components are called “Integrated circuits”. They are implemented using transistors.
In Digital electronics, transistors are always configured to work in switching modes.
The type of transistor being used defines the technology:TTL (transistor-transistor-logic) for bipolar transistorsCMOS (complementary MOS) for MOSFET transistors
The following figure show an IC packages that contains “nand” gates.
(c) Lucien Ngalamou 5
Figure 1: IC Package containing Nand Gates.
(from Floyd’s Text)
(c) Lucien Ngalamou 6
2.1. Logic Levels
The concept of logic levels is used to represent logic
variables in digital electronic circuits.
There are four different logic-level specifications:VIL (Voltage input Low)
VIH (Voltage input high)
VOL (Voltage output low)
VOH (Voltage output high)
(c) Lucien Ngalamou 7
Figures 2 and 3 show clearly that these two technology
don’t support all the ranges of voltages.
If and input falls into the restricted region the behavior of
the circuit is unpredictable, therefore its output doesn’t
represent a valuable information.
(c) Lucien Ngalamou 8
Figure 2: Inputs and output logic levels for CMOS
(from Floyd’s Text)
(c) Lucien Ngalamou 9
Figure 3: Input and output Logic levels for TTL
(from Floyd’s Text)
(c) Lucien Ngalamou 10
2.2 Noise
Noise is unwanted voltage that is included in electrical circuits and
can present a threat to a proper operation of the circuit.
Sources of noise are: power supply, cross talk (coupling), interference,
offset, etc.
Examples of noise: Thermal noise
Electromagnetic noise
Power-line voltage fluctuation noise
In order not to be adversely affected by noise, a logic circuit must
have a certain amount of noise immunity.
(c) Lucien Ngalamou 11
Examples of electromagnetic noise due to coupling: capacitive coupling
voltage change on one wire can influence signal on the neighboring wire
cross talk
inductive coupling current change on one wire can
influence signal on the neighboring wire
v(t)
i(t)
(c) Lucien Ngalamou 12
For robust circuits, we want the “0” and “1” intervals to be a s large as possible
Gate Output Gate Input
UndefinedRegion
"1"
"0"
VOHmin
VILmax
VOLmax
VIHminNoise Margin High
Noise Margin Low
NMH = VOHmin - VIHmin
NML = VILmax - VOLmax
Gnd
VDD VDD
Gnd
(c) Lucien Ngalamou 13
2.3 Noise Immunity
Noise immunity expresses the ability of the system to
process and transmit information correctly in the presence
of noise
For good noise immunity, the signal swing (i.e., the
difference between VOH and VOL) and the noise margin have
to be large enough to overpower the impact of fixed
sources of noise
(c) Lucien Ngalamou 14
2.4 Static Gate Behavior Steady-state parameters of a gate – static behavior – tell how
robust a circuit is with respect to both variations in the manufacturing process and to noise disturbances.
Digital circuits perform operations on Boolean variables x {0,1}
A logical variable is associated with a nominal voltage level for each logic state
1 VOH and 0 VOL
Difference between VOH and VOL is the logic or signal
swing Vsw
V(y)V(x)VOH = ! (VOL)
VOL = ! (VOH)
! = complement
(c) Lucien Ngalamou 15
2.5 DC Operation Voltage Transfer Characteristics (VTC)
V(x)
V(y)
f
V(y)V(x)
Plot of output voltage as a function of the input voltage
VOH = f (VIL)
VIL VIH
V(y)=V(x)
Switching ThresholdVM
VOL = f (VIH)
(c) Lucien Ngalamou 16
2.6. Mapping Logic Levels to the Voltage Domain
V(x)
V(y)
Slope = -1
Slope = -1
VOH
VOL
VIL VIH
"1"
"0"
UndefinedRegion
VOH
VOL
VIL
VIH
The regions of acceptable high and low voltages are delimited by VIH and VIL that represent the points on the VTC curve where the gain = -1
(c) Lucien Ngalamou 17
2.7. Logic Levels: Practical Scenario
The two sets of levels are motivated by these scenarios
Vcc
Rline
RTH
RIN
VOHMIN VIHMIN
I
SOURCE SINK
Validoutput
Validinput
Vdrop
Rline
RTHL
RIN
VOLMAX VILMAX
I
SOURCESINK
Validoutput
Validinput Vcc
Scenario 1:Source outputs logic high at lowest threshold, VOHMIN
Scenario 2:Source outputs logic low at highest threshold, VOLMAX
(c) Lucien Ngalamou 18
DC Loading
The output high and low limits are exceeded only if a device output is heavily
loaded. Logic device loading is specified by maximum current
Fanout := max. number of similar devices that can be connected to a load without exceeding high and low state current limits
IOHMAX Max source current for which VOH VOHMIN (valid output high)
IOLMAX Max sink current for which VOL VOLMAX (valid output low)
IIHMAX Max input current for VIH VIHMIN (valid input high)
IILMAX Max input current for which VIL VILMAX (valid input low)
Current Specs
(c) Lucien Ngalamou 19
DC Loading: Current specs
Scenario 1: Output high connected to more than one sink. The current outputted by the source increases with the number of sinks.Io = Iinj = nIin (for n similar sinks)
Scenario 2: Output low connected to more than one sink. Note that the current now flows into the output terminal (logic source becomes a current sink). Again current increases with the number of logic sinks. Io = Iinj = nIin (for n similar sinks)
Vo > VOHMIN
IIHMAX1
Validinput
IIHMAXn
1
n
Io < IOHMAX
Vo < VOLMAX
IILMAX1
Validinput
IILMAXn
1
n
Io < IOLMAX
(c) Lucien Ngalamou 20
DC Loading: Fanout Each gate input requires a certain
amount of current to maintain it in the LOW state or in the HIGH state. IIL and IIH These are specified by the
manufacturer.
driven
driver
IL
OLFlow I
In max
driven
driver
IH
OHFhigh I
In max
FhighFlowF nnn ,min Fanout,
Fanout calculation–Low state fanout, nFlow:= maximum number of similar gates that can be driven low so that Vo < VOLMAX
–High state fanout, nFhigh:= maximum number of similar gates that can be driven high so that Vo > VOHMIN
–Need to do current loading calculation for non-gate loads (LEDs, termination resistors, etc.)
(c) Lucien Ngalamou 21
2.9 AC Loading
All gate outputs have associated parasitic capacitances due to external wiring (including their gate pins) as well as internal semiconductor storage effects (junction capacitances).
In addition there are parasitic capacitances associated with each gate input. Typically the capacitance component due to IC pins is of the order of 10-15pF.
The final transistor which drives the gate output acts as an electronically controlled switch with a pull-up to Vcc.
Vo
R
Parasiticcapacitance,Cp Contact
resistance, r
Vcc
Switch closed: Vo = 0Switch opens: Cp charges to Vcc
with LH=RCp.Switch closes: Cp discharges
through contact resistance, r,
with HL=rCp.
(c) Lucien Ngalamou 22
2.10 The Ideal Inverter
The ideal gate should have infinite gain in the transition region a gate threshold located in the middle of the logic swing high and low noise margins equal to half the swing input and output impedances of infinity and zero, resp.
g = -
Vout
Vin
Ri =
Ro = 0
Fanout =
NMH = NML = VDD/2
(c) Lucien Ngalamou 24
Delay Definitions
t
Vout
Vin
inputwaveform
outputwaveform
tp = (tpHL + tpLH)/2
Propagation delay
t
50%
tpHL
50%
tpLH
tf
90%
10%
tr
signal slopes
Vin Vout
(c) Lucien Ngalamou 25
2.12 Modeling Propagation Delay
Model circuit as first-order RC network
R
C
vin
vout
vout (t) = (1 – e–t/)V
where = RC
Time to reach 50% point ist = ln(2) = 0.69
Time to reach 90% point ist = ln(9) = 2.2
Matches the delay of an inverter gate
(c) Lucien Ngalamou 26
2.13 Power and Energy Dissipation
Power consumption: how much energy is consumed per operation and how much heat the circuit dissipates supply line sizing (determined by peak power)
Ppeak = Vddipeak
battery lifetime (determined by average power dissipation)p(t) = v(t)i(t) = Vddi(t) Pavg= 1/T p(t) dt = Vdd/T idd(t) dt
packaging and cooling requirements
Two important components: static and dynamic
(c) Lucien Ngalamou 27
Propagation delay and the power consumption of a gate are related
Propagation delay is (mostly) determined by the speed at which a given amount of energy can be stored on the gate capacitors the faster the energy transfer (higher power dissipation) the faster the
gate For a given technology and gate topology, the product of the
power consumption and the propagation delay is a constant Power-delay product (PDP) – energy consumed by the gate per switching
event
An ideal gate is one that is fast and consumes little energy, so
the ultimate quality metric is Energy-delay product (EDP)
(c) Lucien Ngalamou 28
3. CMOS Technology
The basic building blocks in CMOS logic circuits are
MOSFET Transistors .
MOSFET transistors are further broken down into
depletion type and enhancement type.
The terms depletion and enhancement define their basic
mode of operation.
(c) Lucien Ngalamou 29
MOS Transistors
(c) Lucien Ngalamou 30
Depletion-type MOSFET
The basic construction of an n-channel MOS is provided
below:
Figure 3.1. n-Channel depletion-type MOSFET
Electronic Devices and Circuit Theory:9/eRobert Boylestad