DSP 'Swiss Army Knife' Team M3: Team M3: Jacob Thomas Nick Marwaha Darren Shultz Craig T. LeVan Project Manager: Zachary Menegakis Project Manager: Zachary Menegakis Overall Project Objective: General purpose Digital Signal Processing chip Stage 2 | January 24, 2005 | Architecture Proposal
Team M3: Jacob Thomas Nick Marwaha Darren Shultz Craig T. LeVan Project Manager: Zachary Menegakis. DSP 'Swiss Army Knife'. Overall Project Objective: General purpose Digital Signal Processing chip. Stage 2 | January 24, 2005 | Architecture Proposal. Architecture Proposal. - PowerPoint PPT Presentation
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
DSP 'Swiss Army Knife'
Team M3:Team M3:Jacob ThomasNick MarwahaDarren Shultz
Overall Project Objective:General purpose Digital Signal Processing chip
Stage 2 | January 24, 2005 | Architecture Proposal
● General Purpose chip that performs a wide variety of functions– Differencer– Integrator– Leaky Integrator– First-Order Delay Network– Audio Comb– Etc
● Significance– Applications in all fields of DSP (digital signal processing)– Replaces commonly used algorithms based on the input coefficients– Help increase efficiency of DSP circuit design via re-use
Architecture Proposal
Stage 2 | January 24, 2005 | Architecture Proposal
Final Algorithm[1]
● H(z ) = (1 − c1z−N ) xb0 + b1z−1 + b2z−2
1/a0 − a1z−1 − a2z−2
Stage 2 | January 24, 2005 | Architecture Proposal
Initial Block Diagram
Floating Point Modification
Stage 2 | January 24, 2005 | Architecture Proposal
Floating Point Addition[2]
Stage 2 | January 24, 2005 | Architecture Proposal
Refined Components
Stage 2 | January 24, 2005 | Architecture Proposal
FP Multiplier
Floating Point Adder Detail
Benchmark Graphs
Matlab Codefunction output = swiss(z,a,b,c,N)%a DSP "swiss army knife"
#10/// (set input values here) #10/// Inputs not well defined, so no useful comparison to matlab results yet #10 #10 end // initial beginendmodule // test_swiss
Stage 2 | January 24, 2005 | Architecture Proposal
Proposal Estimates
Part Transistor Count Size Count Total Transistors Total Size