In this the need.requirements and method on how to design the low voltage low power circuits is envisaged for the neuromorphic systems. Multiplier and activation functions has been deisgned in the subthresold MOS requiring very less power and voltage in 180nm process technology using CADENCE tools like virtuoso. For any help pleaase contact me on 9637228663 or on email:[email protected] or skype:muffassir
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Design of Low Voltage Low Power Neuromorphic Circuits using
Exploit the physics of silicon to reproduce the bio-physics of neural systems.
�Drift and diffusion equations form a built-in Barrier . (Vbi versus Nernst Potential)�Exponential distribution of particles.(Ions in biology and electrons/holes in silicon)
�Massive Parallel Sytems: Huge number of elements that are highly interconnected and works in parallel.
�Collective Computation: Information is distributed over the whole neural system in the processing elements, performing together the computation required.
�Adaptation: Adapt itself to the processing according the evolution of stimulus.
�Exploitation of all Properties of Structures : Low power consumption, small area, and they do not need large S/N ratio or precision to accomplish the neural information processing.
In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices.
In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices.
The word translinear refers to the exponential I/V characteristics of the BJT trans linear
– its transconductance is linear in its collector current.
In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices.
The word translinear refers to the exponential I/V characteristics of the BJT trans linear
– its transconductance is linear in its collector current.
Gilbert also meant the word translinear to refer to circuit analysis and design principles that bridge the gap between familiar territory of linear circuits and the uncharted domain of nonlinear circuits.
Consider a closed loop of base-emitter junctions of four closely matched npnbipolar transistors biased in the forward-active region and operating at the same temperature. Kirchhoff’s voltage law (KVL) implies that
This result is a particular case of Gilberts translinear principle. The product of clockwise currents is equal to the product of the counterclockwise currents.
Transient analysis for the sinusoidal input currents of 20nA peak-peak at the frequencies of 1MHz, 2MHz and 5MHz for Iin1, Iin2 and Iin3 is shown. Since the circuit is Winner Take
Using these circuits one can realize Neuromorphs which will learn on their own with few thousand neurons easily and efficiently.
22-07-2012
Successfully simulated the neuroncircuit and winner take all circuit which are the building blocks of any neuromorphic systems. The voltage supply for the circuits used is 0.7 V and the power consumption is very low compared
the circuits used is 0.7 V and the power consumption is very low compared to the results found in literature for respective circuits in the 180nm process
technology paving the way for the efficient realization of the NEUROMOPHS.
6. B.Gilbert, “TranslinearCircuits: A Proposed Classification,” Electronics Letters, vol. 11, no. 1, pp. 14–16, 1975.
7. D. M.Binkley, Tradeoffs and Optimization in Analog CMOS Design. The Atrium, Southern Gate, Chichester, West Sussex PO19 8SQ, England: John Wiley & Sons Ltd, 2008.
8. B. Sekerkiran and U. Cilingiroglu, “Improving the Resolution of Lazzaro Winner-Take-All Circuit,” International Conference on Neural Networks, vol. 2, pp. 1005–1008, 1997.
9. S. Hemati and A. H. Banihashemi, “A Current Mode Maximum Winner-Take- All Circuit with Low Voltage Requirement for Min-Sum Analog Iterative De Decoders,” Proceedings of the 2003 10th IEEE International Conference on Electronics Circuits and Systems, 2003. ICECS 2003, vol. 1, pp. 4–7, 2003.
10. M. Rahman, K. Baishnab, and F. Talukdar, “A Novel High Precision Low Power Current Mode CMOS Winner-Take-All Circuit,” Int.J.Engineering Science and Technology, vol. 2, no. 5, pp. 1384–1390, 2010.
11. J. A. Startzyk and X. Fang, “CMOS Current-Mode Winner-Take-All Circuit with both Excitatory and Inhibitory Feedback,” Electronic Letters, vol. 29,no. 10, pp. 908–910, 1993.
12. A. Fish, V. Milrud, and O. Yadid-Pechit, “High Speed and High Precision Current Winner-Take All Circuit,” IEEE transactions on Circuits and Systems-II,vol. 52, no. 3, pp. 131–135, 2005.
13. D.Moro-Frias, M.T.Sanz-Pascual, and c.A.de la Cruz Blas, “A Novel Current Mode Winner-Take-All Topology,” European Conference on Circuit Theory and Design(ECCTD), no. 20, pp. 134–137, 2011.
14. Z. S. Gnayand E. S. Sinencio, “CMOS Winner-Take-All Circtuis: A Detail Comparison,”
14. Z. S. Gnayand E. S. Sinencio, “CMOS Winner-Take-All Circtuis: A Detail Comparison,” Proceedings of 1997 IEEE International Symposium on Circuits and Systems ISCAS ’97, vol. 1, pp. 41–44, 1997.
15. Cyril Prasanna Raj P, S.L. Pinjare, “Design and Analog VLSI Implementation of Neural Network” EJSR.Vol.27 No.2 (2009), p.199-216.
16. S. Liu, C. Chang, “CMOS subthreshold four quadrant multiplier based on unbalanced source coupled pairs” Int .J. Electronics, vol.78,No.2, pp 327-332,Feb.1995.
17. W. Liu, S. Liu, “Design of a CMOS low-power and low-voltage four-quadrant analog multiplier” AICSP, pp.307-312, Sept. 2009.
18. M. Gravati, M. Valle, G. Ferri, N. Guerrini, L. Reyes , “A Novel Current-Mode Very Low Power Analog CMOS Four QuadrantMultiplier”, Proc. ESSCIRC,Grenoble,France,2005.