Component Database Components for CB-Radios and transmitter/receiver equipment RF Bipolar Small Signal Transistor RF FET Small Signal Transistor RF Power Transistor Shortform Transistor Catalogue Integrated Circuits Variable capacitance diode Albrecht Radio Equipment Scanner Documentation
464
Embed
Components Data Base for Cb- Radios and Transmitter Receiver Equipment
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Component DatabaseComponents for CB-Radios and transmitter/receiver equipment
2SC1909Silicon NPN TransistorFinal RF Power Output
Description:
2SC1909 is a silicon NPN transistor in a TO220 type case designed for use in highpower output amplifier stages such as citizen band communications equipment.
B C E
Absolute Maximum Ratings: (TC = +25°C unless otherwise specified)Collector-Emitter Voltage (RBE = 150 Ohm), VCER 75VCollector-Base Voltage, VCBO 80VEmitter-Base Voltage, VEBO 5VCollector Current, IC Continuous Peak
3A5A
Collector Power Dissipation (TA = +25°C), PD 1.2WCollector Power Dissipation (TC = +50°C), PD 10WOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
2SC2078Silicon NPN TransistorFinal RF Power Output
The 2SC2078 is a silicon NPN transistor in a TO220type case designed for use in high power outputamplifier stages such as citizen band communicationsequipment.
B C E
Absolute Maximum Ratings: (TC = +25°C unless otherwise specified)
Collector-Emitter Voltage (RBE = 150 Ohm), VCER 75VCollector-Base Voltage, VCBO 80VEmitter-Base Voltage, VEBO 5VCollector Current, IC Continuous Peak
3A5A
Collector Power Dissipation (TA = +25°C), PD 1.2WCollector Power Dissipation (TC = +50°C), PD 10WOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
2SC2092Silicon NPN TransistorFinal RF Power Output
The 2SC2092 is a silicon NPN transistor in a TO-220type case designed for use in medium power outputamplifier stages such as citizen band communicationsequipment.
B C E
Absolute Maximum Ratings: (TC = +25°C unless otherwise specified)
Collector-Emitter Voltage (RBE = 150 Ohm), VCER 75VCollector-Base Voltage, VCBO 80VEmitter-Base Voltage, VEBO 5VCollector Current, IC Continuous Peak
3A5A
Collector Power Dissipation (TA = +25°C), PD 1.2WCollector Power Dissipation (TC = +50°C), PD 10WOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC3299 are silicon transistors in a TO-220 typepackage designed for general purpose poweramplification and switching such as output or driverstages in applications such as switching regulators,converters, and power amplifiers.
B C E
Features:
Low Collector-Emitter saturation Voltage●
Fast Switching Speeds●
Complementary Pairs Simplifies Design●
Absolute Maximum Ratings:Collector-Emitter Voltage, VCEO 80VEmitter-Base Voltage, VEB 5VCollector Current, IC Continuous Peak (Note 1)
10A20A
Total Power Dissipation (TC = +25°C), PD 50WTotal Power Dissipation (TA = +25°C), PD 1.67WOperating Junction Temperature Range, TJ -55° to +150°CStorage Temperature Range, Tstg -55° to +150°CThermal Resistance, Junction-to-Case, RthJC 2.5°C/WThermal Resistance, Junction-to-Ambient, RthJA 75°C/WLead Temperature (During Soldering, 1/8" from case, 5sec), TL +275°C
The 2SC4137 is a High-Gain Amplifier Transistor forHigh-Frequency.
Features:
High DC Current Gain
Absolute Maximum Ratings:Collector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEB 6VCollector Current, IC Continuous 100mA DCTotal Power Dissipation (TC = +25°C), PD 4WOperating Junction Temperature Range, TJ -55° to +150°CStorage Temperature Range, Tstg -55° to +150°C
The MRF476 is a silicon NPN transistor in a TO220type case designed for use in high power outputamplifier stages such as citizen band communicationsequipment.
B C E
Absolute Maximum Ratings: (TC = +25°C unless otherwise specified)
Collector-Emitter Voltage (RBE = 150 Ohm), VCER 75VCollector-Base Voltage, VCBO 80VEmitter-Base Voltage, VEBO 5VCollector Current, IC Continuous Peak
3A5A
Collector Power Dissipation (TA = +25°C), PD 1.2WCollector Power Dissipation (TC = +50°C), PD 10WOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
LC7233 Single-Chip Microcontroller withBuilt-In LCD Driver and PLL Circuits
OverviewThe LC7233 is a single-chip microcontroller for use in electronic tuning applications. It includes on chipboth LCD drivers and a PLL circuit that can operate at up to 150 MHz. It features on-chip RAM andROM, a programmable high-speed divider.
LCD driver6-bits keypad matrix scan outputTwo 4-bits input portsTwo 4-bits input/output ports2-bit open-drain high voltage output23 mask-selectable output drivers150MHz phase-locked loopProgrammable high-speed dividerProgram memory (ROM): 4 k words by 16 bitsData memory (RAM): 256 4-bit digitsOne 6-bit A/D converterTwo 8-bit D/A converters (PWM)Voltage detection type reset circuitPLL: 4.5 to 5.5 VCPU: 3.5 to 5.5 VRAM: 1.3 to 5.5 V64-pin QIP
General programming guidance of LC7233 devices with Seung Yong CPU SYSTEM 501/105.The processors SYSTEM 501 (105) with label Seung Yong are customized mask-programmed CPU's onbase of the LC 7233 CPU from Sanyo.Those in the following specified possibilities apply only to CPU's with the above Seung Yongdesignation and not to others! (e.g. also not for the designation SY-002!) Programming are those pin 24,25, 26 of the CPU.The indicated bridges must be manufactured from the links indicated in each case to pin 18.
Pin 26 to 18 Pin 25 to 18 Pin 24 to 18 Description
Connect Connect Connect 40 Channels (CEPT) - 26.965MHz to 27.405MHz
Open Open Open 80/12 Channels (Germany) - 26.565MHz to 27.405MHz
Open Connect Open 40 Channels UK - 27.60125MHz to 27.99125MHz
Connect Open Open 120 Channels Polish - 26.510MHz to 27.850MHz
Connect Connect Open 240 Channels Polish - 26.060MHz to 28.750MHz
Open Connect Connect 400 Channels - 25.165MHz to 29.655MHz
Connect Open Connect 240 Channels - 26.065MHz to 28.755MHz
Consider please:With 120 to 400 channel programming must be in the device absolutely the CH 9-Taste wired, becausethis becomes with many channel operation automatically the BAND selection button! With devices withME key in place of CH 9 the key assignment must be still umgeloetet or converted according to thefollowing list. (devices starting from summer/autumn 1996 have in addition according to characterizedsolder joints on the inside the front plate circuit board, so that the change without removing the frontscreen is possible). Otherwise the ME key must be separated two-pole and be soldered on with thin wiresto the PIN's 18 and 5 of the CPU.
Key assignment:
AM/FM: Pin 18 to 3 SCAN: Pin 21 to 3 Hi/Lo: Pin 21 to 4 DW: Pin 22 to 5CH9: Pin 18 to 5 CH19: Pin 18 to 6 UP: Pin 20 to 5 DOWN: Pin 20 to 6ME: Pin 17 to 4 LOCK: Pin 18 to 4 Light: Pin 22 to 4
General programming guidance of LC7233 devices with Maycom CPU SYSTEM AH27The processors SYSTEM AH27 with label Maycom are customized mask-programmed CPU's on base ofthe LC 7233 CPU from Sanyo.Those in the following specified possibilities apply only to CPU's with the above Maycom designationand not to others!
LC72336 / LC72338 Single-ChipMicrocontrollers with Built-In LCD Driver
and PLL Circuits
OverviewThe LC72336 and LC72338 are single-chip microcontrollers for use in electronic tuners. These productsinclude on chip a PLL circuit that can operate at up to 150 MHz and 1/3 duty LCD drivers. They featurea highly efficient instruction set and powerful hardware.
FunctionsHigh-speed programmable dividerProgram memory (ROM)— LC72336: 6143 ´ 16 bits (12 kB)— LC72338: 8191 ´ 16 bits (16 kB)Data memory (RAM): 512 ´ 4 bitsAll instructions are one-word instructionsCycle time: 1.33 µsStack: 8 levelsLCD drivers: Up to 96 segments (1/3 duty, 1/3 bias)Serial I/O: Up to 3 channels (8-bit 3-wire type)External interrupts: 2 interrupts (INT0, INT1) Interrupt on rising or falling edge (selectable)Internal interrupts: 3 interrupt Two built-in timer interrupts and 1 serial I/O interruptNested interrupt levels: 4 levelsD/A converter: 4 channels (8-bit PWM output)A/D converter: 4 channels(6-bit successive approximation) • General-purpose ports:— Input ports: 8— Output ports: 12 (16 maximum)— I/O ports: 8 (20 maximum, can be switched between input and output in bit units.)PLL block: Supports 4 types of dead zone control, and includes a built-in unlock detection circuit.Supports 12 different reference frequencies.Universal counter: 20 bits (Can be used for either frequency or period measurement.)Timers: Eight types of time measurementBeep function: Six beep tonesReset: Built-in voltage detection type reset circuitHalt mode: Stops the controller operating clock.
Operating supply voltage: 4.5 to 5.5 V (3.5 to 5.5 V if only the controller block operates.)80-pin QIP
General programming guidance of LC72336/8 devices with Maycom CPU SYSTEM EM27The processors SYSTEM EM27 with label Maycom are customized mask-programmed CPU's on base ofthe LC 72336/8 CPU from Sanyo.Those in the following specified possibilities apply only to CPU's with the above Maycom designationand not to others!
EM27 Block Diagram
General programming guidance of LC72336/8 devices with Maycom CPU SYSTEM AH29The processors SYSTEM AH29 with label Maycom are customized mask-programmed CPU's on base ofthe LC 72336/8 CPU from Sanyo.Those in the following specified possibilities apply only to CPU's with the above Maycom designationand not to others!
Similar to LA1365 KA2101 TA7176P HA1125 LM3065N ULN2165NLSC1008P GL3201 and SN76664N
Description:The AN240P is a versitile device in a 14-Lead DIP type package incorporating IF limiting, detection,electronic attenuation, audio amplifier, and audio driver capabilities.
Features:Differential Peak Detector Requiring a Single Tuned CircuitElectronic Attenuator Replaces Conventional AC Volume Control: range > 60dBExcellent AM RejectionHigh StabilityLow Harmonic DistortionAudio Drive Capability: 6mAP-PMinimum Undesirable Output Signal @ Maximum Attenuation
Similar to AN377 LM3089N HA1137 TDA1200 KB4402 and TCA3189
CA3089E FM Receiver IF SystemGeneral Description:The CA3089 has been designed to provide all the major functions required for modern FM IF designs ofautomotive, high-fidelity and communications receivers. Features:Three stage IF amplifier/limiter provides 12 mV (typ) b3 dB limiting sensitivityBalanced product detector and audio amplifier provide 400 mV (typ) of recovered audio with distortion aslow as 0.1% with proper external coil designs.Four internal carrier level detectors provide delayed AGC signal to tuner, IF level meter drive current andinterchannel mute controlAFC amplifier provides AFC current for tuner and/or center tuning metersImproved operating and temperature performance, especially when using high Q quadrature coils innarrow band FM communications receiversNo mute circuit latchup problems
MC145109 MM48141 AN6040 MN6040 SM5109 TC9100PLL Frequency Synthesizer
Overview
This PLL-circuit use a 9 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
Pin Name Description
1 VDD Positive Power Supply
2 F in VCO Oscillator Input
3 RI Reference Oscillator Input (10.240MHz)
4 FS HIGH=10kHz - LOW=5kHz
5 PD VCO Voltage Out
6 LD Loop Detected - HIGH=Locked LOW=Unlocked
7 P8 Programmable input (Binary)
8 P7 Programmable input (Binary)
9 P6 Programmable input (Binary)
10 P5 Programmable input (Binary)
11 P6 Programmable input (Binary)
12 P3 Programmable input (Binary)
13 P2 Programmable input (Binary)
14 P1 Programmable input (Binary)
15 P0 Programmable input (Binary)
16 Vss Ground
Explanation of pin function terms
Modification methods
A TYPICAL PLL SYNTHESIZER
Refer to the figure, which is the PLL circuit of perhaps the most common AM PLL rig ever made. It's beensold under dozens of brand names, and uses the ever-popular PLL02A IC. The SSB and export multimodeversions of this circuit are very similar; there are only minor differences relating to the SSB offsets andFMing the VCO.A PLL design may be categorized very generally by the number of crystals it uses, and by whether itsVCO is running on the low or high side of 27 MHz. This particular example is actually the secondgeneration of the PLL02A AM circuit; the original PLL circuit used a total of 3 crystals.The key to synthesizing all of the required frequencies lies in the Programmable Divider. That's the onlyPLL section that you can control from the outside world by means of the Channel Selector. Which iswhere it all starts.Suppose you choose Ch., 26.965 MHz. When setting Ch.1 the Programmable Divider (PD) receives a veryspecific set of instructions at all its programming pins, which are directly connected to the ChannelSelector. This specific set which we have called its "N-Code", applies only to Ch.l. It's just a number bywhich any signal appearing at the PD input pin will be divided.
Binary ProgramingRefer now to Programming Chart, which summarizes the important operating conditions by specificchannel number. A chart like this one is normally included with the radio's service manual.Often thoughcertain facts not directly related to the legal 40-channel operation are left out, so I`lll be filling in somemissing blanks for you.
Programming Chart for PLL02A
Ch. No. Frequency(MHz)
"N" digitalcodes
VCO freq.(MHz)
RX 1stIF freq.(MHz)
P0 P1 P2 P3 P4 P5 P6 P7 P8
1 26.965 330 17.18 37.66 0 1 0 1 0 0 1 0 1
2 26.975 329 17.19 37.67 1 0 0 1 0 0 1 0 1
3 26.985 328 17.20 37.68 0 0 0 1 0 0 1 0 1
4 27.005 326 17.22 37.70 0 1 1 0 0 0 1 0 1
5 27.015 325 17.23 37.71 1 0 1 0 0 0 1 0 1
6 27.025 324 17.24 37.72 0 0 1 0 0 0 1 0 1
7 27.035 323 17.25 37.73 1 1 0 0 0 0 1 0 1
8 27.055 321 17.27 37.75 1 0 0 0 0 0 1 0 1
9 27.065 320 17.28 37.76 0 0 0 0 0 0 1 0 1
10 27.075 319 17.29 37.77 1 1 1 1 1 1 0 0 1
11 27.085 318 17.30 37.78 0 1 1 1 1 1 0 0 1
12 27.105 316 17.32 37.80 0 0 1 1 1 1 0 0 1
13 27.115 315 17.33 37.81 1 1 0 1 1 1 0 0 1
14 27.125 314 17.34 37.82 0 1 0 1 1 1 0 0 1
15 27.135 313 17.35 37.83 1 0 0 1 1 1 0 0 1
16 27.155 311 17.37 37.85 1 1 1 0 1 1 0 0 1
17 27.165 310 17.38 37.86 0 1 1 0 1 1 0 0 1
18 27.175 309 17.39 37.87 1 0 1 0 1 1 0 0 1
19 27.185 308 17.40 37.88 0 0 1 0 1 1 0 0 1
20 27.005 306 17.42 37.90 0 1 0 0 1 1 0 0 1
21 27.215 305 17.43 37.91 1 0 0 0 1 1 0 0 1
22 27.225 304 17.44 37.92 0 0 0 0 1 1 0 0 1
23 27.255 301 17.47 37.95 1 0 1 1 0 1 0 0 1
24 27.235 303 17.45 37.93 1 1 1 1 0 1 0 0 1
25 27.245 302 17.46 37.94 0 1 1 1 0 1 0 0 1
26 27.265 300 17.48 37.96 0 0 1 1 0 1 0 0 1
27 27.275 299 17.49 37.97 1 1 0 1 0 1 0 0 1
28 27.285 298 17.50 37.98 0 1 0 1 0 1 0 0 1
29 27.295 297 17.51 37.99 1 0 0 1 0 1 0 0 1
30 27.305 296 17.52 38.00 0 0 0 1 0 1 0 0 1
31 27.315 295 17.53 38.02 1 1 1 0 0 1 0 0 1
32 27.325 294 17.54 38.03 0 1 1 0 0 1 0 0 1
33 27.335 293 17.55 38.04 1 0 1 0 0 1 0 0 1
34 27.345 292 17.56 38.05 0 0 1 0 0 1 0 0 1
35 27.355 291 17.57 38.06 1 1 0 0 0 1 0 0 1
36 27.365 290 17.58 38.07 0 1 0 0 0 1 0 0 1
37 27.375 289 17.59 38.08 1 0 0 0 0 1 0 0 1
38 27.385 288 17.60 38.09 0 0 0 0 0 1 0 0 1
39 27.395 287 17.61 38.10 1 1 1 1 1 0 0 0 1
40 27.405 286 17.62 38.00 0 1 1 1 1 0 0 0 1
From this chart you see the N-Code for Ch.l is the number "330", with the numbers progressing down to"286" at Ch.40. This number 330 is the direct result of applying +DC voltages of about 5-10 VDC tocertain PLL IC pins while grounding certain others. Thus, two possible voltage choices, and you'll recallthat the PLL uses a digital or binary counting system instead of the decimal system people use.In a binary number system each successive chip programming pin or "bit" (binary digit) is worth exactlydouble (or half) that of the pin next to it: 1, 2, 4, 8, 16, etc. Thus each pin can be defined by its Power-of-2.We can also call them "1's bit", "2's bit", "4's bit", etc.A series of "1"s and "0"s appears in the chart for each of the 40 channels. A "1" means +DC is applied tothat pin, and a "0" means that pin is grounded. The pin having the highest binary value or "significance"controls the number of possible channels that can be programmed. In this example the highest Power-of-2is "256" at Pin 7, which is called the "Host Significant Bit"; the "Least Significant Bit" is Pin 15, which isonly worth a "1" in binary. A chart like this showing the logic states of each PLL program pin for eachchannel is called a "Truth Chart" and is helpful for troubleshooting.How exactly was the number "330" decided? In Chart you see the truth states for Ch.l only. Above eachPLL program pin are numbers I`ve labelled "P0WERS 0F 2", such as 1, 2, 4, on up to 256 which is how abinary counter counts. By adding up the weight or significance of every pin showing a "1", the N-Code isdetermined. The "0" or grounded pins are always ignored. In this example we have: 256 + 64 + 8 + 2 =330.Go back now to Programming Chart and notice how the logic states for Pin 7 and Pin 8 never change at allfor any of the 40 channels. Then look again at Figure 11 and you'll see that those pins are Dermanentlyhard-wired such that Pin 7 is always tied to +DC ("1"), ana Pin 8 is always grounded ("0").You'll often find that many service manuals won't even include these pin states in the Truth Chart becausethey never change when programming for the legal 40 channels only. This is a case of those missingblanks I'm filling in for you, and you can test this idea by checking the rig's schematic. Compare the totalprogramming pins available to the total number needed for 40 N-Codesl it's an obvious modificationsource.The original 18-channel Australian CB service was legally expanded recently to match the 40 FCCchannels. Hany of the older Aussie rigs, especially those with the Cybernet type PLL02A chassis, aresimply American rigs with a limited Channel Selector switch. These can be easily expanded by replacingthe 18-position switch and wiring up the unused binary bits on the PLL chip.For example, the original Australian Ch.1 was 27.015 HHz, which corresponds to U.S. Ch.5. The N-Codehere is "325". The N-Code for their old Ch.18 (27-225 HHz) is "304". Reprogramming an old PLL02A rigfor N-Codes greater than "325" or less than "304" expands the channels.This particular IC, the PLLO2A., has a total of 9 binary programming pins, pins 7-15. So it has what'scalled a "9-bit" binary programmer. Some quick math should tell you that the chip has a potential channelcapacity of 29 - 1, or 511 channelsl (1+2+4+8+16+32+64+128+256 = 511). 0nly 40 channels are used for
CB purposes but by proper connection and switching of unused pins, many more frequencies are possible.
The VCO CircuitRefer back to Figure. This VC0 runs in the 17 MHz range, from 17.180 MHz on Ch.1 to 17.62 MHz onCh.40. The VC0 is controlled by an error voltage received from the PD, which is constantly lookingfor amatch at the output of the Reference Divider and Programmable Divider.The Reference Divider is accurately controlled by a 10.240 MHz crystal oscillator whose signal is divideddown digitally by 1,024 to produce the required 10 kHz channel spacings. If the Programmable Dividershould also happen to output the exact same 10 kHz the result would be perfect; no correction from thePD, and the loop would be locked.What would it take to produce a perfect 10 kHz output from the Programmable Divider? We've alredyseen that the Programmable Divider is set to divide any signal it sees by the number 330. For example if itshould see a signal of exactly 3.30 MHz at its input, the resulting output would be 3.30 MHz + 330 = 10kHz. So if we can somehow get an input signal of 3.30 MHz, everythirig will fall perfectly into place.
Loop MixingIt so happens there's a very easy way to do this by cleverly borrowing a bit of existing circuitry. If some10.240 MHz energy from the Reference Divider is taken off and passed through a tuned Doubler stage, theresult would be 2 x 10.240 = 20.480 MHz. Here's where that very important loop mixing principle enters;by mixing the 20.480 MHz signal with the Ch.1 VC0 signal of 17.180 MHz, sum and differencefrequencies are generated. The sum is 20.480 + 17.180 = 37.660 MHz. The difference is 20.480 - 17.180 =3.30 MHz. Just what's needed to lock the loop. And the 37.660 MHz energy isn't wasted either; it's used asthe high-side mixer injection signal that produces the first- RX IF: 37.660 - incoming 26.965 = 10.695MHz IF.
Phase Detector CorrectionWhat happens if the mixing product to the Programmable Divider isn't exactly 3.30 MHz? Let's find out.Since the N-Code is 330, a signal of other than precisely 3.30 MHz would produce a slightly differentoutput to the PD. For example a signal of say, 3.10 MHz results in 3.10 MHz + 330 = 9.39393 KHz. ThePD will sense this error and try to correct it by applying a DC voltage to the VC0. This correction voltagewill drive the VC0 up or down slightly in frequency, with the PD always comparing its two inputs, until anexact match occurs again. While this appears to be just a trial-and-error process, the whole thing happensin the time it takes you to change from Ch.1 to Ch.2 !
Receiver IF`sWe've now seen how the Ch.1 PLL mixer signal of 37.660 MHZ provides the RX first IF injection. Nownote from Figure that we can make even a third clever use of the 10.240 MHz Reference Oscillator. Bymixing that with the 10.695 MHz first IF, the result will be 10.695 - 10.240 = 455 kHz, the second RX IF.(The sum product is ignored.) Pretty smart these engineers...Almost all AM or FM CBs use this method of dual-conversion for their receivers. It's also commonly usedin car radios, scanners, FM stereos, etc. where a lot of the circuit hardware already existed.
Transmitter SectionIn this example the TX carrier frequency is produced very simply. A local oscillator of 10.695 MHz is alsomixed with the 37.660 MHz Ch.1 PLL output. The difference is 37.660 - 10.695 - 26.965 MHz, which isthen coupled through various tuned circuits and the standard RF amplifier chain.
The Truth Chart is the most important first step in determining how a modification can be made. or if itcan be made. Let's examine it in greater detail now.The exemple just described was a very easy PLL circuit using the binary type of programming code. It'squite possible for the same chip to heve different N-Codes depending upon how many crystals are used, orif it's AM or AM/SSB. The preceeding circuit is one of severel used with the PLL02A; this is the"2-crystel AM" loop. It used N-Codes from 330 Ch.1 to 286 Ch.40, because those were the numbersneeded for exact division, correct IFs, etc. An earlier AM loop used 3 crystels and N-Codes which wentup, from 224 Ch.1 to 268 Ch-40. And in the ever-populer SSB chassis the N-Codes were 255 down to 211.Notice that these N-Codes can go up or down with increasing channel numbers. It depends on the VCOdesign.
Those Infamous Channel "Skips"Meanwhile, let's return to a portion of Programming Chart to study some of its other feetures.Programming Chart is e eimplificetion ehowing only the channel number, frequency, end N-Codes fromthe original full chart.Notice anything unusual in the N-Code sequence going from Ch.1 to Ch.40? The codes aren't allconsecutive and skip some points that aren't legal CB frequencies. For example, Ch.3 is 26.985 MHz, endCh.4 is 27.005 MHz. So what the heck heppened to 26.995 MHz? Gee, it's not e legel FCC channel. Thisis known to CB`ers as en "A" channel, in this case, Ch.3A. There are also skips et Chennels 7, 11, 15, end19. And Ch.23, Ch.24, end Ch.25 of the FCC CB band are essigned out of sequence. (Thet's left over fromthe old 23-chennel deys.)What this means is that all the N-Codes es well as VCO end mixer frequencies ere also out of order in thechart. Meny Europeen countriesthat originelly ellowed only 22 channels simply adopted the Americenscheme exectly for those first 22 channels. Austrelie had 18 channels whose numbers didn't correspond toAmerican/EEC numbers, but meny of the actual frequencies were the same. And the UK originellyassigned 40 consecutive channels with no skips at all. Remember these points when studying en oldermodel's Truth Chart, or you mey think your math is wrong when it really isn't.
LOOP MIXER MODIFICATIONSNow let's examine the second possible conversion method, that of changing the Loop Mixer frequencyitself. This is one of the easiest ways to modify a PLL circuit having a downmix signal. A few chips likethe PLL02A can be modified by either of the programming pin change or downmix chang methods. Thechoice depends upon the total number of extra channels desired, and how much modification work you'rewilling to do.Changing the mixer crystal is most commonly done when jumping up to the 10-Meter HAM band. Sincethere's no intention of ever using the rig again for CB, it can be permanently retune at the higherfrequency. But many of you are still expanding from the CB band and adding an extra 40 or 80 channels.The European models like those from HAM International, Major, and SuperStar were basically justAmerican model with the extra mixing crystals already there.
Explanation of pin function termsVCC or VDD This is the +DC supply voltage which actually provides the operating power to the chip,and is generally in the range of 4-8 volts.
GND or VSS This is the DC power ground connection for the above. NOTE: A chip may be found tohave one or more of its functional pins tied to either of the above sources. This may be done to enable aspecific function by connecting that function to a ''1'' or ''0'' , or to prevent an unused function pin from''floating'' unconnected to prevent a possible change in its logic state.
RI Reference Oscillator input. This is where the (usually) 10.240 MHz crystal is connected. Crystal pinssometimes called ''X'' by the manufacturer.
RO Reference Oscillator output. In most chips the crystal is simply connected across RI and RO becausethe chip has a built-in oscillator circuit which only requires some external capacitors. However somechips such as the PLL02A don't have the built-in oscillator; thus there is no RO pin and an activetransistor oscillator is required externally which connects to RI.
1/2R A built-in divided by 2 circuit which provides an output of half the 10.240 MHz ReferenceOscillator frequency, or 5.12 MHz. If used, it normally connects to a tripler circuit to provide a 15.360MHz signal(5.12 MHz x 3) which can be used for loop mixing with the 16 MHz VCO. This mixingprovides a low-frequency signal input or downmix to the Programmable Divider.
RB Buffered output of the 10.240 MHz Reference Oscillator. Thig signal if present can be used formixing with the 10.695 MHz receiver first IF or mixing with the 16 MHz VCO during TX mode toprovide the 455 kHz second IF (RX) or the direct on-channel TX frequency.
FIN Input to the Programmable Divider which is coming from the output of the VCO. Sometimes called''PI'' (Programmable Input) or ''DI'' (Divider Input) by some manufacturers. This is the actual downmixsignal or direct VCO signal in the faster chips which will be compared to the Reference Divider's outputin the Phase Detector. It is the change in this signal's frequency which forces the Phase Detector andVCO to correct until the loop locks.
DO Phase Detector output. Sometimes called "PO'' or ''PDOUT" (Phase Output) or "EO" (Error Output)by some manufacturers. This is the output which results from comparing RI and FIN. If the two inputsdon't match exactly, this circuit sends a DC correction output to the Loop Filter/VCO until the loopcorrects itself and locks up.
LD Lock Detector. Sometimes called "LM" (Lock Monitor) by some manufacturers.This is a secondoutput of the Phase Detector which is used to kill the transmitter (and sometimes the receiver) if the loopis not locked and operating correctly. Some chips have more than one Lock Detector pin and thus you'llsometimes see''LD1'' and "LD2" on the specs. When two Lock Detectorg are used, their normal outputsare usually opposite logicstates; i.e., one LD ig normally ''1'' and the other is normally ''0''.This is aconvenient design feature which allows the manufacturer some flexibility because he can have a choiceofinhibiting circuits; some work with LOW outputs,some work with HIGH outputs. Some rigg use bothLD pins in their circuits.
MC Misprogram Code Detector. The same idea as the Lock Detector, this is found in the newer ROMchips. If you try to force an illegal program code on the chip, this pin is activated and will kill thetransmitter, receiver, or in some cases, call up Ch.9 or Ch.19 instead.
T/R Transmit/Receive switch. This is used to provide the 455 kHz offset for the receiver's second IFstage in dual-conversion AM or FM rigs. Pressing the mike button changes this pin's logic state to itsopposite state from the RX Mode.This shifts the ROM controlling the Programmable Divider, and insome chips also shifts the output of the Reference Divider from standard 5 kHz steps to 2.5 kHz steps.The T/R shift is the reason you`ll see two different sets of N-Codes and VCO frequencies in a rig' sservice manual.NOTE: Some manufacturers' chip spec sheets show a bar (-) above some pin functions, such as LM, T/R,etc. This bar is a digital logic symbol which indicates what state (''1'' or ''0'') th'at pin is in when activated.For example, theT/R with the bar notation means that the pin is normally HIGH ("1") in the ReceiveMode and normally LOW ("0") in the Transmit Mode. /LM means the Lock Monitor is "active LOW". ,i.e., it is normally HIGH but goes LOW if the loop is unlocked.
FS Frequency Select. This is a feature of some chips which allows them to synthesize frequencies ineither 10 kHz CB steps, or 5 kHz steps. Remember, some older chips such as the PLLO2A were intendedfor other uses besides CB, such as VHF marine radios, aircraft radios, etc., where 5 kHz channel spacingis common. In addition, this feature often makes it easier to synthesize SSB frequencies as well asAM/FM although the feature hasn't been used much for this. Depending upon whether the chip has aninternal pull-up or pull-down resistor here, it is generally connected to produce 10 kHz CB spacings inthe older chips. The newer chips having a T/R shift must use the 5 kHz spacing when the T/R pin is alsoused. IMPORTANT: You can't use this function to get 5 kHz channel spacings, because theProgrammable divider must also change to match the spacing.
AI and AO Active Loop Filter Amplifier input and output. This circuit if present is used to smooth outthe digital waveform coming from the Phase Detector, before it's applied to the VCO (See text.) Thisfilter is found in the newer CB-only chips. The older chips (Eg, PLL02A) require external passive filtersusing capacitors and resistors. In many rigs you'll find that these pins are connected either directly orthrough a resistor so that they are placed in series betw een the Phase Detector output pin and the VCOinput.
FIL Active filter. W e're using this designation in certain very old chips when the exact spec sheets arenot available but it's known from studying the chip's wiring in the rig that the pins are in fact part of aloop filter.
T and Q This is a wave-shaping circuit found in a few NEC chips (uPD2810, uPD2814, uPD2816, anduPD2824). It adds design flexibility but is often not even connected. This circuit consistsofan inputamplifier and a ''flip-flop'', and its purposeis to change asine-wave input (T) to a square-wave output (Q)which is more compatible with digital electronic circuits.
P0 ..... P10 Program Select pins from Channel Selector switch. (Sometimes called "D" for ''Data'' ratherthan "P" for ''Program''.) These pins control the actual channel selection. They may control selectionthrough straight binary coding, BCD, or ROM. The sub-numbers indicate the weight or significance ofeach pin. For example if there were 8 programming pins, P1 to P8, P1 would be in the "least significantbit" and P8 would bethe "most significant bit".The higher the sub-number, the greater the weight of thatpin.
NC No Connection. An unused pin May actually be disconnected inside the chip, or simply not used forthat particular rig' s PLL circuit.
KA22495 RF Front End Amplifier, Mixerand IF-Amplifier
Similar to AN7205 KA6058 KIA6058 LA1185 and TA7358AP
OverviewThe LA1185 is an FM receiver front-end IC. Its mixer is of double-balanced type. The built-in oscillatorand buffer amplifier improves the strong input characteristic.
Functions and Features. RF amplifier, mixer, local oscillator. Improvement in cross modulation characteristics due to the use of double-balanced mixer.. Improvement in strong input characteristic.. Minimum number of external parts required.. Less spurious radiation from local oscillator.. Operating voltage range : 1.5 to 8.0 V
The CA3012 is an FM IF wideband amplifier with 3 limiter gain stages in a bipolar monolithictechnology. The pin 1 input is an open base and has a separate feedback bias. The feedback bias pin, DCFB BYPASS, is externally bypassed and provides the means for a tuned coil input to the IF IN pin. Theoutput is a high impedance open collector which may be matched to a tuned transformer, driving an FMdetector. Internal regulation circuits provide DC bias to the gain stages and DC feedback circuit. TheCA3012 is intended for FM limiting applications requiring high gain.Features:Exceptionally High Amplifier Gain - Power Gain at 4.5MHz . . . . . . . . . . . . . . .75dBExcellent Input Limiting Characteristics - Limiting Voltage at 10.7MHz . . . . . 600mVWide Frequency Capability - Bandwidth . . . . . . . . . . . . . . . . . . . .100kHz to 20MHzApplications:FM IF AmplifiersFM Communication ReceiversTV IF Amplifiers
LM3028 RF AmplifierSimilar to TA7045 CA3028 and CA3053
The CA3028A and CA3028B integrated circuits are single-stagedifferential amplifiers. Each circuit also contains a constant-currenttransistor and suitable biasing resistors. The circuits are primarilyintended for service in communications systems operating atfrequencies up to 120MHz with single power supplies. This Noteprovides technical data and recom-mended circuits for use of theCA3028A and CA3028B in the following applications:RF AmplifierAutodyne ConverterIF AmplifierLimiter
The MC1352 is an integrated circuit for use as an IF amplifier in radio and TV over an operatingtemperature range of 0° to +75°C.Power Gain: 50 dB Typ at 45 MHZPower Gain: 50 dB Typ at 58 MHZBuilt in Keyed AGC-amplifier12 V Operation, Single–Polarity Power Supply
FM IF Amplifier and Demodulator with Muting, Center Meter and Signal Meter
Features:Low DistortionHigh Signal-to-Noise RatioHigh Limiting SensitivityLarge Muting AttenuationProvides Specific Signal for Direct Drive of a Signal Meter with Good LinearityMuting Level is variable by Adjusting the External ResistorHigh Stability Against Abnormal Oscillation
Applications:FM IF AmplifierQuadrature DetectorAudio AmplifierMuting CircuitAFC, Tuning Meter DriverAGC Control Voltage GeneratorMuting Control Voltage GeneratorSignal Meter Driver
Programmable Divider - Divide by 3 to 25510-Bit DividerPhase DetectorReference Oscillator CircuitOn-Chip Filter AmplifierCode ConverterOnly Two or Three Crystals Required for CD Radio AM Frequency SelectionUnlocked Signals are Detected at Instant Stop "IS" TerminalTwo Type Program Mode can be Selected to Change Input Mode Level:M: Low Level - Binary Code Input Enables, Divided by 3 to 255M: High Level - BCD Code Enables that the Data at P1 to P6 Port is Offset 90 by Code ConverterInternal Active Filter Amplifier has a Long Holding Time due to Very High Input ImpedanceCharacteristics of the CMOS - this is to Obtain Very Good Spurious ResponseOutput Signal of the "I" can be Used to Stop the Spurious Radiation when the Channel Selector MakesMisprogramming such as Rotary Switch's Lose ContactHigh Speed and Low Power Consumption due to CMOSSingle Power Supply and Fully TTL Compatible: VDD = 5V ±0.5V
Operating Temperature: TA = -30° to +65°CPull Down Resistors Installed in Program and Mode Switch Inputs
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 6 bit ROM programmable divide-by-N counter. The ROM-table is programmedfrom factory to 40 channels CEPT.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
Pin Name Decription
1 P1 Binary programable input 1
2 P2 Binary programable input 2
3 P3 Binary programable input 3
4 P4 Binary programable input 4
5 P5 Binary programable input 5
6 P6 Binary programable input 6
7 T Divided by 2 input
8 Q Divided by 2 output
9 T/R Transmit=LOW Receive=HIGH
10 1/2R Referency frequency divided by 2
11 VDD Positive Power Supply (+5Volt)
12 RO Referency oscillator Output (X-tal)
13 RI Referency oscillator Input (X-tal)
14 RB Reference Oscillator Output (Buffered)
15 LD Loop Detector output
16 VDD Positive Power Supply (+5Volt)
17 PD Phase Detector output
18 AI Loop filter Amplifier Input
19 AO Loop filter Amplifier Output
20 FS Function Select - HIGH=10kHz step LOW=5kHz step
21 GND Ground
22 FIN VCO Oscillator Input
Explanation of pin function terms
ROM Code Table
Channel P6 P5 P4 P3 P2 P1
01 0 0 0 0 0 1
02 0 0 0 0 1 0
03 0 0 0 0 1 1
04 0 0 0 1 0 0
05 0 0 0 1 0 1
06 0 0 0 1 1 0
07 0 0 0 1 1 1
08 0 0 1 0 0 0
09 0 0 1 0 0 1
10 0 1 0 0 0 0
11 0 1 0 0 0 1
12 0 1 0 0 1 0
13 0 1 0 0 1 1
14 0 1 0 1 0 0
15 0 1 0 1 0 1
16 0 1 0 1 1 0
17 0 1 0 1 1 1
18 0 1 1 0 0 0
19 0 1 1 0 0 1
20 1 0 0 0 0 0
21 1 0 0 0 0 1
22 1 0 0 0 1 0
23 1 0 0 0 1 1
24 1 0 0 1 0 0
25 1 0 0 1 0 1
26 1 0 0 1 1 0
27 1 0 0 1 1 1
28 1 0 1 0 0 0
29 1 0 1 0 0 1
30 1 1 0 0 0 0
31 1 1 0 0 0 1
32 1 1 0 0 1 0
33 1 1 0 0 1 1
34 1 1 0 1 0 0
35 1 1 0 1 0 1
36 1 1 0 1 1 0
37 1 1 0 1 1 1
38 1 1 1 0 0 0
39 1 1 1 0 0 1
40 0 0 0 0 0 0
HD404829FSHitachi MCU
Pins marked with bold is alternativ function for the MCU.
Pin I/O Symbol Function President George
1 NUMONon-user pin. Do not connect it toany lines
Not connected
2 NUMG Non-user pin. Connect it to GND Not connected
3 AVcc Power pin for A/D converter + 5 Volt
4 I AN0 Analog input pin for A/D converter Not connected
5 I AN1 Analog input pin for A/D converter Meter level input (RF/SWR/S/MOD)
6 I AN2 Analog input pin for A/D converter Channel UP/DOWN from Mic.
7 I AN3 Analog input pin for A/D converter Not connected
8 I AVss Ground pin for A/D converter 0 Volt
9 I TESTUsed for factory testing only.Connect this pin to Vcc
10 I OSC 1Input pin for the internal oscillatorcircuit
11 O OSC 2Output pin for the internal oscillatorcircuit
12 I RESET Reset the MCU
13 I X1Used for a 32.768 kHz crystal forclock purposes
Not connected
14 O X2Used for a 32.768 kHz crystal forclock purposes
IR3N06 Low Power Narrowband FM IFIR3N06 is similar to MC3361, MC3371, MC3372, MC3357, LM3361,
KT3361, KA3361 and NJM3357
The IR3N06 is a low power narrow band FM detector integrated circuit for FM dual conversion ofcommunication equipment. The IR3N06 includes oscillator, limiting amplifier, AFC circuit, quadraturedetect, operational amplifier, squelch circuit, scan-control and muting switch.
INTRODUCTION:The KS8805B is a superior low power-programmable dual frequency synthesizer (PLL) which can beused in high performance CT-1 cord-less phone system with frequency range under 60 MHz in all overthe world.This device has two independent phase detectors and channel divider block for transmitter and receiverpart. It includes reference divider and auxiliary reference divider to generate independent referencefrequency using a common reference oscillator. If required, all divider blocks can be fully programmedthrough MICOM serial interface.FEATURES:· Operating voltage range : 3.0 ~ 5.5V
· Superior supply current : 2.5mA (Typ) at 3.0V· Included power saving mode function which can control the each register block according to programdata of MICOM· Included clock output with frequency of X-tal OSC ¸3 /¸ 4 for MICOM or other system and clock outputon / off control by MICOM· Superior Max operating frequency range : 60MHz at 300 mVp-p, VDD = 3.0V· Internal reference oscillator can support the external X-tal which oscillates up to 16MHz· Built - in Lock detect signal output· Internal reference divider range : 16 ~ 4095· Internal Auxiliary reference divider range : 16 ~ 16383· Internal RX (TX) divider range : 16 ~ 65535
Pin Name Description
1 CLK Clock from CPU
2 AUX DI
3 Data Data from CPU
4 ST Strobe from CPU
5 fMCU
Clock output terminal.This output pin provides the clock source for Micom or other system as an output of X -tal OSC ¸ 3 / ¸ 4. Which can be controlled by the bit of the control register. Clock outputon / off control is possible by MICOM.
6 GND Ground
7 RI X-tal Oscillator Input
8 RO X-tal Oscillator Output
9 RIF· Input terminal of RX channel counter. · Usually, AC coupled output signal of VCO loopis introduced and the Minimum input signal level is 300mVp-p at 60 MHz
10 PDR
· There are 3 - kind output signal states in PDR pin.- If fRX > fREF (fRX is leading), the output is negative pulse state- If fRX < fREF (fRX is lagging), the output is positive pulse state- If fRX = fREF (the same phase), the output is high impedance state
11 PWDRX· This output terminal offers the state of internal RX channel counter operation. If this pinstate is high, internal RX channel counter is operating in power saving mode. So, this pincan be used in appling the power switch on / off control.
12 VDD Power supply input terminal
13 PWDTXIf this pin state is high, internal TX channel counter is operating in power saving mode.So, this pin can be used in appling the power switch on / off control.
14 TIF· Usually, AC coupled output signal of VCO loop is introduced and the Minimum inputsignal level is 300mVp-p at 60 MHz
15 PDT
· There are 3 - kind output signal states in PDT pin.- If fTX > fREF (fTX is leading), the output is negative pulse state- If fTX < fREF (fTX is lagging), the output is positive pulse state- If fTX = fREF (the same phase), the output is high impedance state
16 LDT· Output terminal of lock detection waveformsThis output pin is internally connected with TX - loop. High output state in LDT pinindicates out of internal operation.
Functions:Double end type mixerOscillatorOscillator bufferWide-band AGC circuitIF amplifierFeatures:Excellent intermodulation characteristic (wide-band AGC circuit)On-chip local oscillation buffer for electronic tuning.
Function:IF Amplification, LimiterQuadrature DetectorAF PreamplifierMuting at Weak InputMuting at the DetuningSignal Meter Drive OutputAFC Tuning Meter Drive OutputDelay AGC OutputInverting Circuit for Muting Drive VoltageIF Amplifier Stop Circuit
Features:High Limiting Sensitivity: 18µV Typ.Low Dostortion: 0.05% Typ. Determined by the Linearity of Phase Characteristics in Phase ShiftingCircuitHigh Demodulation Output: 330mVrms Typ.High S/N ratio: 78.5dB Typ.Muting at Detuning with Little Shock Noise
Single Meter Drive Output Proportional with the Input Signal Level dBDetuning Muting Band having Good SymmetricsTuning Meter Driving Output having Wide Swing WidthDelay AGC Drivce Output for Front EndConstant Voltage Circuit is Built-In: Operating Voltage range = 9V to 14VMuting Characteristics between Adjacent Stations are Distinguished
The NJM4558S / LA6458S consists of two independent, internallyphase compensated operational amplifiers. Application areasinclude active filters, audio preamplifiers, and various electroniccircuits.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. TheLC7185-8750 incorporates PLL circuitry and a controller for CB applications on a single CMOS chip.The controller handles the PLL circuitry, frequency data ROM, channel preset/recall RAM, and LEDdisplay driver. It also supports channel preset/recall, and emergency channel call.This PLL-circuit use a ROM programmable divide-by-N counter. The ROM-table is programmed fromfactory.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 9 bit ROM programmable divide-by-N counter to divide from N=150 to N=194.The ROM-table is programmed from factory to 40 channels CEPT.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 6 bit BCD binary programmable divide-by-N counter. N-codes are 64+N or 128+N.
Pin Name Description
1 Vcc Positive Supply Voltage
2 F in VCO Frequence Input
3 1/2R Reference oscillator output divided by 2
4 RI X-tal Input
5 RO X-tal Output
6 FS Function Select - HIGH=Divided by 1024 LOW=Divided by 1152
7 PD Phase Detector Output
8 LD Loock Detector - Locked=HIGH Unlocked=LOW
9 P7 Programmable input 7 HIGH=N-codes is 64+N LOW=N-codes is 128+N
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 6 bit ROM programmable divide-by-N counter. The ROM-table is programmedfrom factory.
LC7130, LC7131, LC7135, LC7136 andLC7137 PLL Frequency Synthesizer
Overview
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 6 bit ROM programmable divide-by-N counter. The ROM-table is programmedfrom factory.
Pin Name Description
1 P1 Programmable input 1
2 P2 Programmable input 2
3 P3 Programmable input 3
4 P4 Programmable input 4
5 P5 Programmable input 5
6 P6 Programmable input 6
7 Test Connect to GND
8 CH19 Called channel 19 when pins are HIGH
9 CH9 Called channel 9 when pins are HIGH
10 MC
11 RI X-tal Input
12 RO X-tal Output
13 GND Ground
14 LD Locked=HIGH Unlocked=LOW
15 PD Phase Detector Output
16 AI Loop filter Amplifier Input
17 AO Loop filter Amplifier Output
18 Vcc Positive Supply Voltage
19 F in VCO Frequency Input
20 T/R Transmit=LOW Receive=HIGH
Explanation of pin function terms
Programming Chart for LC7130/LC7131/LC7132
Channel RXDivided by
TXDivided by
1 3254 3345
2 3256 3347
.. .... ....
22 3306 3397
.. .... ....
40 3342 3433
NOTES:1. 91-count upshift on TX provides 455kHz offset for receiver IF mixing.2. Reference and Programmable Dividers use 5kHz steps.
Example of VCO Determination, Channel 1:3254 x 5kHz = 16.270MHz (RX-Mode)3345 x 5kHz = 16.725MHz (TX-Mode)
Programming Chart for LC7136/LC7137
Channel RXDivided by
TXDivided by
1 3381 2760
2 3383 2761
.. .... ....
40 3459 2799
NOTES:1. Referency and Programmable Dividers use 5kHz steps.2. TX VCO frequency is doubled to provide direct on-channel frequency.
Example of VCO Determination, Channel 1:3381 x 5kHz = 16.905MHz (RX-Mode)2760 x 5kHz = 13.800MHz (TX-Mode)(13.800MHz x 2 = 27.600MHz + 1.25kHz tuned offset = 27.60125MHz)
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip. This PLL-circuit use a 8 bit ROM programmable divide-by-N counter. The ROM-table isprogrammed from factory.
LC7185 PLL Frequency SynthesizerThis 27 MHz band, PLL frequency synthesizer LSI chip is designedspecifically for CB transceivers. The specifications are suited for usein U.S.A.(FCC).The LC7185-8750 incorporates PLL circuitry and a controller for CBapplications on a single CMOS chip. The controller handles the PLLcircuitry, frequency data ROM, channel preset/recall RAM, and LEDdisplay driver. It also supports channel scan, channel preset/recall,and emergency channel call.
Single-Chip Microcontroller with Built-InLCD Driver and PLL Circuits
OverviewThe LC7232/LC72322 is a single-chip microcontroller for use in electronic tuning applications. Itincludes on chip both LCD drivers and a PLL circuit that can operate at up to 150 MHz. It features alarge-capacity ROM, a highly efficient instruction set, and powerful hardware.
Stack: Eight levelsFast programmable dividerGeneral-purpose counters: HCTR for frequency measurement and LCTR for frequency or periodmeasurementLCD driver for displays with up to 56 segments (1/2 duty, 1/2 bias)Program memory (ROM): 4 k words by 16 bitsData memory (RAM): 256 4-bit digitsAll instructions are single-word instructionsCycle time: 2.67 µs, 13.33 µs, or 40.00 µs (option)Unlock FF: 0.55 µs detection, 1.1 µs detectionTimer FF: 1 ms, 5ms, 25ms, 125msInput ports*: One dedicated key input port and one high-breakdown voltage portOutput ports*: Two dedicated key output ports, one high-breakdown voltage open-drain port TwoCMOS output ports (of which one can be switched to be used as LCD driveroutputs) Seven CMOS output ports (mask option switchable to use as LCD ports)I/O ports*: One switchable between input and output in four-bit units and one switchable between inputand output in one-bit units Note: * Each port consists of four bits.Program runaway can be detected and a special address set (Programmable watchdog timer).Voltage detection type reset circuitOne 6-bit A/D converterTwo 8-bit D/A converters (PWM)One external interruptHold mode for RAM backupSense FF for hot/cold startup determinationPLL: 4.5 to 5.5 VCPU: 3.5 to 5.5 V
RAM: 1.3 to 5.5 V80-pin QIP
SY202General programming guidance of LC7232 devices with Seung Yong CPU SYSTEM SY202.The processors SYSTEM 202 with label Seung Yong are customized mask-programmed CPU's on baseof the LC 72322 CPU from Sanyo.Those in the following specified possibilities apply only to CPU's with the above Seung Yongdesignation and not to others! Programming are those pin 32, 33, 34, 35 of the CPU.The indicated bridges must be manufactured from the links indicated in each case to +5 Volt or GND.
Consider please:With 120 to 400 channel programming must be in the device absolutely the EMG/CH 9-Taste wired,because this becomes with many channel operation automatically the BAND selection button!
SY202 Block Diagram
SY203General programming guidance of LC7232 devices with Seung Yong CPU SYSTEM SY203.The processors SYSTEM 202 with label Seung Yong are customized mask-programmed CPU's on baseof the LC 7232 CPU from Sanyo.Those in the following specified possibilities apply only to CPU's with the above Seung Yongdesignation and not to others! Programming are those pin 33, 34, 35 of the CPU.
The indicated bridges must be manufactured from the links indicated in each case to +5 Volt or GND.
SY203 Block Diagram
SY204General programming guidance of LC7232 devices with Seung Yong CPU SYSTEM SY204.The processors SYSTEM 204 with label Seung Yong are customized mask-programmed CPU's on baseof the LC 72322 CPU from Sanyo.Those in the following specified possibilities apply only to CPU's with the above Seung Yongdesignation and not to others!
General Description The LM733/LM733C is a two-stage, differential input, differential output,wide-band video amplifier. The use of internal series-shunt feedback gives wide bandwidth with lowphase distortion and high gain stability. Emitter-follower outputs provide a high current drive, lowimpedance capability. Its 120 MHz bandwidth and selectable gains of 10, 100 and 400, without need forfrequency compensation, make it a very useful circuit for memory element drivers, pulse amplifiers, andwide band linear gain stages.
Features:120 MHz bandwidth250 kohm input resistanceSelectable gains of 10, 100, 400No frequency compensationHigh common mode rejection ratio at high frequencies
Applications:Magnetic tape systemsDisk file memoriesThin and thick film memoriesWoven and plated wire memoriesWide band video amplifiers
Similar to LM1396 LM1496 LM1596 uA796 N5596 NJM1496 andSN76514
The MC1496P are doubled balanced modulator-de-modulators which produce an output voltageproportional tothe product of an input (signal) voltage and a switching (carrier) signal. Typicalapplications include suppressed carrier modulation, amplitude modulation, synchronous detection, FM orPM detection, broadband frequency doubling and chopping.
- Excellent carrier suppression65 dB typical at 0.5 MHz50 dB typical at 10 MHz- Adjustable gain and signal handling- Fully balanced inputs and outputs- Low offset and drift- Wide frequency response up to 100 MHz
Description:The LM2113N is a monolithic integrated circuit in a 14-Lead DIP type package providing a multi-stagewideband amplifier/limiter, an FM quadrature detector, and an emmitter-follower audio output stage andis designed for use in FM receivers or in sound IF of TV receivers.
Features:Good SensitivityExcellent AM RejectionLow Harmonic DistortionSingle-Adjustment TimingHigh Gain to 50MHz500mV Recovered Audio at 10.7MHzWide Operating Voltage Range
LM3189 FM IF SystemGeneral Description:The LM3189N is a monolithic integrated circuit that provides all the functions of a comprehensive FM IFsystem. The block diagram of the LM3189N includes a three stage FM IF amplifier/limiter configurationwith level detectors for each stage, a doubly balanced quadrature FM detector and an audio amplifier thatfeatures the optional use of a muting (squelch) circuit.The advanced circuit design of the IF system includes desirable deluxe features such as programmabledelayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/orprovide stereo switching logic. In addition, internal power supply regulators maintain a nearly constantcurrent drain over the voltage supply range of a8.5V to a16V.The LM3189N is ideal for high fidelity operation. Distortion in an LM3189N FM IF system is primarily afunction of the phase linearity characteristic of the outboard detector coil. The LM3189N has all thefeatures of the LM3089N plus additions.Features:Exceptional limiting sensitivity: 12 mV typ at b3 dB pointLow distortion: 0.1% typ (with double-tuned coil)Single-coil tuning capabilityImproved (S a N)/N ratioExternally programmable recovered audio level
Provides specific signal for control of inter-channel muting (squelch)Provides specific signal for direct drive of a tuning meterOn channel step for search controlProvides programmable AGC voltage for RF amplifierProvides a specific circuit for flexible audio outputInternal supply voltage regulatorsExternally programmable ON channel step width, and deviation at which muting occurs
LMX22160.1 GHz to 2.0 GHz Low Noise Amplifier/Mixer for RF Personal
Communications
General DescriptionThe LMX2216 is a monolithic, integrated low noise amplifier (LNA) and mixer suitable as a first stageamplifier and downconverter for RF receiver applications. The wideband operating capabilities of theLMX2216 allow it to function over frequencies from 0.1 GHz to 2.0 GHz. It is fabricated using NationalSemiconductor's ABiC IV BiCMOS process.All input and output ports of the LMX2216 are single-ended. The LNA input and output ports aredesigned to interface to a 50Xsystem. The Mixer input ports are matched to 50X. The output port ismatched to 200X. The only external components required are DC blocking capacitors. The balancedarchitecture of the LMX2216 maintains consistent operating parameters from unit to unit, since it isimplemented in a monolithic device. This consistency provides manufacturers a significant advantage
since tuning procedures often needed with discrete designsÐcan be reduced or eliminated.The low noise amplifier produces very flat gain over the entire operating range. The doubly-balanced,Gilbert-cell mixer provides good LO-RF isolation and cancellation of second order distortion products. Apower down feature is implemented on the LMX2216 that is especially useful for standby operationcommon in Time Division Multiple Access (TDMA) and Time Division Duplex (TDD) systems.The LMX2216 is available in a narrow-body 16-pin surface mount plastic package.
Features :Wideband RF operation from 0.1 GHz to 2.0 GHzNo external biasing components necessary3V operationLNA input and output ports matched to 50XMixer input ports matched to 50X, output port matched to 200X.Doubly balanced Gilbert cell mixer (single ended input and output)Low power consumptionPower down featureSmall outline, plastic surface mount package
Applications :Digital European Cordless Telecommunications (DECT)Portable wireless communications (PCS/PCN, cordless)Wireless local area networks (WLANs)Digital cellular telephone systemsOther wireless communications systems
Description:The NE565N is a general purpose Phase Lock Loop (PLL) in a 14-Lead DIP type package containing astable, highly linear voltage controlled oscillator (VCO) for low distortion FM demodulation, and adouble balanced phase detector with good carrier suppression. The VCO frequency is set with an externalresistor and capacitor, and a tuning range of 10:0 can be obtained with the same capacitor. Thecharacteristics of the closed loop systembandwidth, response speed, capture and pull-in range may beadjusted over a wide range with an external resistor and capacitor. The loop may be broken between theVCO and the phase detector for insertion of a digital frequency divider to obtain frequencymultiplication.
Features:200ppm/°C Frequency Stability of the VCOPower Supply Range of ±5V to ±12V with 100ppm/% Typical0.2% Linearity of Demodulated OutputLinear Triangle Wave with in Phase Zero Crossings AvailableTTL and DTL Compatible Phase Detector Input and Square Wave OutputAdjustable Hold in Range from ±1% to > ±60%
This PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. The integratedcircuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOS chip.This PLL-circuit use a 6 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 6 bit BCD binary programmable divide-by-N counter.
This PLL-circuit use a 6 bit (MB8734 and RCI8719) or 7 bit (MB8719) BCD binary programmabledivide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 8 bit ROM programmable divide-by-N counter. The ROM-table is programmedfrom factory to 40 channels.
Pin Name Description
1 Vcc Positive Supply Voltage
2 RI Referency Oscillator Input
3 CL
4 LD Loop Detect - Unlocked=LOW Locked=HIGH
5 PD Phase Detector Output
6 AI Amp. Input
7 AO Amp. Output
8 T/R Transmit=HIGH Receive=LOW
9 F in VCO Frequency Input
10 P0 Programmable input 0
11 P1 Programmable input 1
12 P2 Programmable input 2
13 P3 Programmable input 3
14 P4 Programmable input 4
15 P5 Programmable input 5
16 P6 Programmable input 6
17 P7 Programmable input 7
18 GND Ground
Explanation of pin function terms
Programming Chart for TC9106
Channel RXDivided by
TXDivided by
1 3254 5393
2 3256 5395
.. .... ....
40 3342 5481
NOTES:1. Spesial divided by 2 circuit in TX mode change Referency Divider output to 2.5kHz steps. The 2139count upshifts produces a 13MHz VCO witch is then doubled for the direct on-channel TX-frequency.
Example of VCO Determination, Channel 1:3254 x 5kHz = 16.270MHz (RX-Mode)5393 x 2.5kHz = 134825MHz (TX-Mode)(13.4825MHz x 2 = 26.965MHz)
The MB87014A/MB87086A is a serial data programmable PLL Frequency Syntheseizer. Ratios ofreference frequency divider and input frequency divider can be independently set.
Pin Name Description
1 RI Reference X-tal Oscillator Input
2 RO Reference X-tal Oscillator Output
3 fv Comparison output
4 Vcc Positive Supply Voltage - 5 Volt
5 PD Phase Detector Output - VCO Voltage Out
6 GND Ground
7 LD Loop Detector - Loop Detected=HIGH - Not Detected=LOW
8 Fin VCO Frequency In
9 CL Clock from CPU
10 Data Data from CPU
11 EN Enable from CPU
12 DOA Charge pump output for activ lowpass filter
13 fr Reference frequency output
14 NC No Connection
15 OV Phase detector output to differential lowpass filter
16 OR Phase detector output to differential lowpass filter
The MC1350 is an integrated circuit featuring wide range AGC for use as an IF amplifier in radio andTV over an operating temperature range of 0° to +75°C.Power Gain: 50 dB Typ at 45 MHZPower Gain: 50 dB Typ at 58 MHZAGC Range: 60 dB Min, DC to 45 MHzNearly Constant Input & Output Admittance over the Entire AGC RangeY21 Constant ( –3.0 dB) to 90 MHzLow Reverse Transfer Admittance: < < 1.0 mmho Typ12 V Operation, Single–Polarity Power Supply
MC2831 / MC2833 is a one-chip FM transmitter subsystem designedfor cordless telephone and FM communication equipment. Itincludes a microphone amplifier, voltage controlled oscillator andtwo auxilary transistors.
The MC3359 is a low power narrow band FM detector integrated circuit for FM dual conversion ofcommunication equipment. The MC3359 includes oscillator, limiting amplifier, AFC circuit, quadraturedetect, operational amplifier, squelch circuit, scan-control and muting switch.The MC3359 is a circuit of MC3357 plus one stage limiting IF amplifier and AFC output terminal.
The MC13135/MC13136 are the second generation of single chip, dual conversion FM communicationsreceivers developed by Motorola. Major improvements in signal handling, RSSI and first oscillatoroperation have been made. In addition, recovered audio distortion and audio drive have improved. UsingMotorola’s MOSAICE 1.5 process, these receivers offer low noise, high gain and stability over a wideoperating voltage range. Both the MC13135 and MC13136 include a Colpitts oscillator, VCO tuningdiode, low noise first and second mixer and LO, high gain limiting IF, and RSSI. The MC13135 isdesigned for use with an LC quadrature detector and has an uncommitted op amp that can be used eitherfor an RSSI buffer or as a data comparator. The MC13136 can be used with either a ceramicdiscriminator or an LC quad coil and the op amp is internally connected for a voltage buffered RSSIoutput.
These devices can be used as stand–alone VHF receivers or as the lower IF of a triple conversion system.Applications include cordless telephones, short range data links, walkie–talkies, low cost land mobile,amateur radio receivers, baby monitors and scanners.Complete Dual Conversion FM Receiver – Antenna to Audio OutputInput Frequency Range – 200 MHzVoltage Buffered RSSI with 70 dB of Usable RangeLow Voltage Operation – 2.0 to 6.0 Vdc (2 Cell NiCad Supply)Low Current Drain – 3.5 mA TypLow Impedance Audio Output < 25 WVHF Colpitts First LO for Crystal or VCO OperationIsolated Tuning DiodeBuffered First LO Output to Drive CMOS PLL Synthesizer
MC145104 SM5104 MM55104 MN6040APLL Frequency Synthesizer
Overview
This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
MC145106 MM55106 MM55116 MM55126PLL Frequency Synthesizer
Overview
The MC145106 is a phase–locked loop (PLL) frequency synthesizer constructed in CMOS on a singlemonolithic structure. This synthesizer finds applications in such areas as CB and FM transceivers. Thedevice contains an oscillator/amplifier, a 1024 or 2048 divider chain for the oscillator signal, aprogrammable divider chain for the input signal, and a phase detector.The MC145106 has circuitry for a 10.24 MHz oscillator or may operate with an external signal. Thecircuit provides a 5.12 MHz output signal, which can be used for frequency tripling. A 512 programmabledivider divides the input signal frequency for channel selection. The inputs to the programmable dividerare standard ground–to–supply binary signals. Pull–down resistors on these inputs normally set theseinputs to ground enabling these programmable inputs to be controlled from a mechanical switch orelectronic circuitry.The phase detector may control a VCO and yields a high level signal when input frequency is low, and alow level signal when input frequency is high. An out–of–lock signal is provided from the on–chip lockdetector with a “0” level for the out–of–lock condition.Single Power SupplyWide Supply Range: 4.5 to 12 VProvision for 10.24 MHz Crystal Oscillator5.12 MHz OutputProgrammable Division Binary Input Selects up to N=512On–Chip Pull–Down Resistors on Programmable Divider InputsSelectable Reference Divider, 1024 or 2048 (Including ÷ 2)Three–State Phase Detector
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
Pin Name Description
1 VDD Positive Power Supply
2 F in Frequency input to programmable divider - Max. 3MHz
3 OSC in Oscillator input
4 OSC out Oscillator output
5 F out Reference OSC frequency divide by 2 output
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter.
Pin Name Description
1 Vcc Positive Supply Voltage
2 F in VCO Frequency Input
3 RI Referency Oscillator Input
4 1/2 R Reference OSC frequency divide by 2 output
The MC145151–2 is programmed by 14 parallel–input data lines for the N counter and three input linesfor the R counter. The device features consist of a reference oscillator, selectable–reference divider,digital–phase detector, and 14–bit programmable divide–by–N counter.
Operating Temperature Range: – 40 to 85°CLow Power Consumption Through Use of CMOS Technology3.0 to 9.0 V Supply RangeOn– or Off–Chip Reference Oscillator OperationLock Detect Signal÷ N Counter Output AvailableSingle Modulus/Parallel Programming8 User–Selectable ÷ R Values: 8, 128, 256, 512, 1024, 2048, 2410, 8192
÷ N Range = 3 to 16383“Linearized” Digital Phase Detector Enhances Transfer Function LinearityTwo Error Signal Options: Single–Ended (Three–State) or Double–EndedChip Complexity: 8000 FETs or 2000 Equivalent Gates
The MC145163 is programmed by 16 parallel–input data lines for the N counter and 2 input lines for the Rcounter. The device features consist of a reference oscillator, selectable–reference divider, digital–phasedetector, and 16–bit programmable divide–by–N counter.
On– or Off–Chip Reference Oscillator OperationLock Detect SignalSingle Modulus/Parallel Programming4 User–Selectable ÷ R Values: 512, 1024, 2048, 4096÷ N Range = 3 to 9999
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter.
This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
Pin Name Description
1 P5 Programmable input 5
2 P6 Programmable input 6
3 P7 Programmable input 7
4 P8 Programmable input 8
5 FS Function Select - HIGH=Divided by 512 LOW=Divided by 1024
The SA612A is a low-power VHF monolithic double-balanced mixer with on-board oscillator andvoltage regulator. It is intended for low cost, low power communication systems with signal frequenciesto 500MHz and local oscillator frequencies as high as 200MHz. The mixer is a “Gilbert cell” multiplierconfiguration which provides gain of 14dB or more at 45MHz. The oscillator can be configured for acrystal, a tuned tank operation, or as a buffer for an external L.O. Noise figure at 45MHz is typicallybelow 6dB and makes the device well suited for high performance cordless phone/cellular radio. The lowpower consumption makes the SA612A excellent for battery operated equipment. Networking and othercommunications products can benefit from very low radiated energy levels within systems. The SA612Ais available in an 8-lead dual in-line plastic package and an 8-lead SO (surface mounted miniaturepackage).
NJM2203 Balanced RF Amplifier,Oscillator and Mixer
The NJM2203 is a low-power VHF monolithic double-balanced mixer with on-board Oscillator andMixer. It is intended for low cost, low power communication systems with signal frequencies to200MHz.The oscillator can be configured for a crystal, a tuned tank operation, or as a buffer for an external L.O.Noise figure at 100MHz is typically below 6dB and power gain is typical 24dB.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 7 bit ROM programmable divide-by-N counter. The ROM-table is programmedfrom factory to 40 channels.
NOTES:1. Spesial divided by 2 circuit in TX mode change Referency Divider output to 2.5kHz steps.2. 91-count upshifts on TX provides 455kHz offset for receiver IF mixing when VCO frequency isdoubled.3. Sinse chip cannot divide VCO directly, they are down-mixed with the 10.240MHz Referency Oscillatorsignal, produsing 6MHz outputs (RX Mode) and 3MHz outputs (TX Mode) into dividers. Standard16MHz VCO is used.4. PLL08A contains only the first 22 FCC channels for EEC use; otherwise both chip are identical.
Example of VCO Determination, Channel 1:1206 x 5kHz + 10.240MHz = 16.270MHz (RX-Mode)1297 x 2.5kHz + 10.240MHz = 13.4825MHz (TX-Mode)(13.4825MHz x 2 = 26.965MHz)
The PLL2002A is a serial data programmable PLL Frequency Syntheseizer. Ratios of referencefrequency divider and input frequency divider can be independently set.
Pin Name Description
1 RI Reference X-tal Oscillator Input
2 RO Reference X-tal Oscillator Output
3 NC No Connection
4 Vcc Positive Supply Voltage - 5 Volt
5 PD Phase Detector Output - VCO Voltage Out
6 GND Ground
7 LD Loop Detector - Loop Detected=HIGH - Not Detected=LOW
8 Fin VCO Frequency In
9 CL Clock from CPU
10 Data Data from CPU
11 EN Enable from CPU
12 DOA Charge pump output for activ lowpass filter
13 NC No Connection
14 Test Connect to Vcc
15 OV Phase detector output to differential lowpass filter
16 OR Phase detector output to differential lowpass filter
Serial Data for PLL2002A
Serial data input timing
Divider data setting procedure
Input data must be MSB first. Final bit (17th bit) is assigned to the control bit.Data are written into shift register at the rising edge of the CLK signal.When LE is HIGH, data is transferred from the shift register to either the latch of reference divider orinput divider. Thus data must be written on the shift register while LE is remaining L0W.
While all bits of the N latch to are "0", the N counter will be disabled, DOA, DOP are floating, and thesupply current will be decreased.While all bits of the R latch are "0", oscillator will be disabled.While all bits of R and N latches are "0" , supply current decreases to 10uA or less.
TK10483 Low Power Narrowband FM IFTK10483 is similar to RCL10483
The TK10483 is a low power narrow band FM detector integrated circuit for FM dual conversion ofcommunication equipment. The TK10483 includes oscillator, limiting amplifier, AFC circuit, quadraturedetect.
This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter.
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 8 bit ROM programmable divide-by-N counter. The ROM-table is programmedfrom factory to 40 channels.
Pin Name Description
1 Q in Internal quartz crystal oscillator circuit input
2 Q out Internal quartz crystal oscillator circuit output
3 VDD Power supply 5,7 to 6,3 Volt
4 LD UNLOCKED signal output. Unlocked: Low, Locked: High
5 DO Phase detector output. Charge pump circuit for active filter
The TC5081P is an integrated circuit in a 9-Lead SIP type package consisting of a digital phasecomparator and an amplifier. Three state outputs connected to low pass filter (using an internal amplifier)will produce DC voltage to control a VCO.Low state pulses appear on phase out as long as the loop is unlocked and thses can be utilized as lockindicator.
This PLL-circuit use a 7 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
Pin Name Description
1 Vcc Positive Supply Voltage
2 F in VCO Frequency Input
3 RI Referency Oscillator Input
4 1/2 R Reference OSC frequency divide by 2 output
This PLL-circuit use a 6 bit BCD binary programmable divide-by-N counter.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
Pin Name Description
1 Vcc Positive Supply Voltage
2 RI Referency Oscillator Input
3 RO Referency Oscillator Output
4 1/2 R Reference OSC frequency divide by 2 output
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 8 bit ROM programmable divide-by-N counter. The ROM-table is programmedfrom factory to 40 channels.
Pin Name Description
1 Vcc Positive Supply Voltage
2 RI Referency Oscillator Input
3 CL
4 LD Loop Detect - Unlocked=LOW Locked=HIGH
5 PD Phase Detector Output
6 AI Amp. Input
7 AO Amp. Output
8 T/R Transmit=HIGH Receive=LOW
9 F in VCO Frequency Input
10 P0 Programmable input 0
11 P1 Programmable input 1
12 P2 Programmable input 2
13 P3 Programmable input 3
14 P4 Programmable input 4
15 P5 Programmable input 5
16 P6 Programmable input 6
17 P7 Programmable input 7
18 GND Ground
Explanation of pin function terms
Programming Chart for TC9106
Channel RXDivided by
TXDivided by
1 3254 3345
2 3256 3347
.. .... ....
22 3306 3397
.. .... ....
40 3342 3433
NOTES:1. 91-count upshift on TX provides 455kHz offset for receiver IF mixing.2. Reference and Programmable Dividers use 5kHz steps.
Example of VCO Determination, Channel 1:3254 x 5kHz = 16.270MHz (RX-Mode)3345 x 5kHz = 16.725MHz (TX-Mode)
Programming Chart for TC9119
Channel RXDivided by
TXDivided by
1 3381 3472
2 3383 3474
.. .... ....
40 3459 3550
NOTES:1. Identical operation principal to TC9106. Only difference is the N-Codes themselves.2. reference and Programmable Dividers use 5kHz step.3. 91-count upshift on TX provides 455kHz offset for receiver IF Mixing.
Example of VCO Determination, Channel 1:3381 x 5kHz = 16.905MHz (RX-Mode)3472 x 5kHz = 17.360MHz (TX-Mode)+ 1.25kHz tuned offsets.
TK10930V Narrowband FM/AM IFAmplifire and Demodulator
Narrow band FM/AM IF system lC (for use in amateur, air band, marine band receivers)up to 60MHz.FeaturesAM/FM IF Amp. available : Independent operation.Wide operating voltage range : 2.5V 8.0V.Wide signal meter output.AGC amp. for AM IF available.Ceramic discriminator is available.AM ON/OFF Function
This PLL-circuit use a 10 bit BCD programmable divide-by-N counter for 399 channels.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
7 FS Frequency Select input: HIGH= 10kHz - LOW=5kHz
8 1/2R Referency frequency divided by 2
9 RI Referency oscillator Input (X-tal)
10 RO Refeerency oscillator Output (X-tal)
11 FIN VCO Oscillator Input
12 VCC Positive Power Supply (+5Volt)
13 P0 BCD programable input 0
14 P1 BCD programable input 1
15 P2 BCD programable input 2
16 P3 BCD programable input 3
17 P4 BCD programable input 4
18 P5 BCD programable input 5
19 P6 BCD programable input 6
20 P7 BCD programable input 7
21 P8 BCD programable input 8
22 P9 BCD programable input 9
23 GND Ground
24 PO Programable Divider Output
Explanation of pin function terms
Modification methods
BCD Programming of uPD858
Ch. No. Divided by P0 P1 P2 P3 P4 P5 P6 P7 P8 P9
1 91 1 0 0 0 1 0 0 1 0 0
2 92 0 1 0 0 1 0 0 1 0 0
3 93 1 1 0 0 1 0 0 1 0 0
4 95 1 0 1 0 1 0 0 1 0 0
.. .. .. .. .. .. .. .. .. 0
40 135 1 0 1 0 1 1 0 0 1 0
P0 to P3 is ONESP4 to P7 is TENSP8 to P9 is HUNDREDS
Above each program pin number is now something called "BCD P0WERs" rather than the previous"P0WERS-0F-2". In this system the pins are assigned such that each successive group of pins has asignificance 10 times greater than the preceeding group. Within each decimal group the weights stilldouble in the usual binary progression, but here the highest possible number in a group can't exceed "9" orits decimal multiple such as "90", "900", etc. (Assuming there were that many IC pins.)
Each decimal group can only have a maximum of 4 bits. In this IC there are only 10 rather than 12program pins so the Hundreds Group can never be worth more than (1 + 2) x 100 or 300. Just figure thetotal binary value of each group in the usual way, multiply it by 1, 1O, or 100 as appropriate, then add allthe groups together: 0nes Group + Tens Group + Hundreds Group, etc.
Since each group has a value, the sum of the groups is the N-Code. For Ch.1, the group sum is 1 + (10 +80) = 91. Try the math yourself for the other channels. Also notice that Pin 22 is permanently grounded(logic "0" ) since its BCD weight is "200", but we never need a code bigger than "135." (100 + 30 + 5.) Byusing all ten pins (pins 13-22) you see there's a potential frequency capacity of (9 + 90 + 300) = 399channels if you could .program them all. This fact has been put to great use in modifications! 0nce again,the uPD858 chip had the excess capacity for possible use elsewhere.
µPD2810 PLL Integrated Circuits
Pin Name Decription
1 P1 Binary programable input 1
2 P2 Binary programable input 2
3 P3 Binary programable input 3
4 P4 Binary programable input 4
5 P5 Binary programable input 5
6 P6 Binary programable input 6
7 P7 Binary programable input 7
8 T Divided by 2 input
9 Q Divided by 2 output
10 IFS IF Frequency Select
11 T/R Transmit=LOW Receive=HIGH
12 VDD Positive Power Supply (+5Volt)
13 RO Refeerency oscillator Output (X-tal)
14 RI Referency oscillator Input (X-tal)
15 RB Reference divider output (Buffered)
16 1/2R Referency frequency divided by 2
17 LD Loop Detector - HIGH=Locked LOW=Unlocked
18 VDD Positive Power Supply (+5Volt)
19 PD out Phase Detector output
20 AI Loop filter Amplifier Input
21 AO Loop filter Amplifier Output
22 FS Function Select - HIGH=10kHz step LOW=5kHz step
23 GND Ground
24 FIN VCO Oscillator Input
Explanation of pin function terms
µPD2812 PLL Integrated Circuits
Overview
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 8 bit BCD binary programmable divide-by-N counter or 6 bit ROMprogrammable divide-by-N counter. The ROM-table is programmed from factory to 40 channels.
Pin Name Decription
1 GND Ground
2 FIN VCO Oscillator Input
3 MS Mode Select - HIGH=40 Channels ROM - LOW=Binary input (N=3-255)
This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. Theintegrated circuit`s incorporates PLL circuitry and a controller for CB applications on a single CMOSchip.This PLL-circuit use a 6 bit BCD binary programmable divide-by-N counter. N-codes from N=91 toN=135.
Down-converting of the frequency to the divider
This PLL Circuit use a Mixer and a X-Tal Oscillator to convert the output frequency f OUT to the f IN to thePLL Circuit.The X-Tal frequency is f XTAL = f OUT - f IN
The output frequency can be changed by changing themixing-xtal or add a new mixing-xtal to the oscillator.
The 2SC380 is a silicon NPN planar epitaxial transistorin a TO-92 type package. This device is designed foruse in AM converter, AM/FM IF amplifier and localoscillator in AM/FM tuner.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 35VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 4VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 300mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC454 is a silicon NPN planar epitaxial transistorin a TO-92 type package. This device is suitable foruse as High frequency amplifier and Mixerapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 5VCollector Current, IC 100mATotal Device Dissipation (TA = +25°C), PD 200mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC460 is a silicon NPN planar epitaxial transistorin a TO-92 type package. This device is suitable foruse as High frequency amplifier and Mixerapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 5VCollector Current, IC 100mATotal Device Dissipation (TA = +25°C), PD 200mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC535 is a silicon NPN planar epitaxial transistorin a TO-92 type package. This device is designed foruse in VHF amplifier, mixer and local oscillator.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 4VCollector Current, IC 20mATotal Device Dissipation (TA = +25°C), PD 100mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
Forward Current Transfer Ratio hFE VCE = 6V, IC = 1mA 60 - 200
Gain-Bandwidth Product fT VCE = 6V, IC = 5mA 450 940 - MHz
Noise Figure NF VCB = 6V, IC = 1mA, f = 100MHz - 3,5 5,5 dB
Power Gain PG VCE = 6V, IC = 1mA, f = 100MHz 17 20 - dB
2SC829Silicon NPN Transistor
High frequency applications.
The 2SC829 is a silicon NPN planar epitaxial transistorin a TO-92 type package. This device is suitable foruse as RF amplification, Oscillation, Mixing, and IFstage applications in FM/AM radios.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 5VCollector Current, IC 30mATotal Device Dissipation (TA = +25°C), PD 400mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC1009 is a silicon NPN planar epitaxialtransistor in a SOT type package. This device isdesigned for use in AM converter, AM/FM IF amplifierand local oscillator in AM/FM tuner.
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 50VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 5VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 150mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC1047 is a silicon NPN planar epitaxialtransistor in a TO-92 type package.- Optimum for RF amplification of FM/AM radios.- High transition frequency
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 3VCollector Current, IC 20mATotal Device Dissipation (TA = +25°C), PD 400mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC1342 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device issuitable for use as VHF amplifier, Oscillator and Mixerapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 4VCollector Current, IC 30mATotal Device Dissipation (TA = +25°C), PD 100mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC1674 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device issuitable for use as FM RF amplifier, Mixer and IFamlifier applications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 4VCollector Current, IC 20mATotal Device Dissipation (TA = +25°C), PD 250mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC1906 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device issuitable for use as VHF amplifier, Oscillator and Mixerapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 19VEmitter-Base Voltage, VEBO 2VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 300mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC1907 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device issuitable for use as UHF Tuner and Oscillatorapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 19VEmitter-Base Voltage, VEBO 2VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 300mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC1923 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device isdesigned for use in FM high frequency amplifier, FM IFamplifier and local oscillator.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 40VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 4VCollector Current, IC 20mATotal Device Dissipation (TA = +25°C), PD 100mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC2471 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device issuitable for use as UHF Tuner and Oscillatorapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 3VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 310mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC2512 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device issuitable for use as VHF Tuner and Oscillatorapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 3VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 300mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC2668 is a silicon NPN planar epitaxialtransistor in a MINI (TO-92S) type package. Thisdevice is suitable for use as FM RF/IF amplifierapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 40VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 4VCollector Current, IC 20mATotal Device Dissipation (TA = +25°C), PD 100mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC2669 is a silicon NPN planar epitaxialtransistor in a TO-92S (MINI) type package. Thisdevice is designed for use in AM converter, AM/FM IFamplifier and local oscillator in AM/FM tuner.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 35VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 4VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 200mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC2786 is a silicon NPN planar epitaxialtransistor in a MINI (TO-92S) type package. Thisdevice is designed for use in FM RF amplifier andlocal oscillator of FM tuner.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 4VCollector Current, IC 20mATotal Device Dissipation (TA = +25°C), PD 150mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC2787 is a silicon NPN planar epitaxialtransistor in a TO-92S (MINI) type package. Thisdevice is designed for use in AM converter, AM/FM IFamplifier and local oscillator in AM/FM tuner.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 50VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 5VCollector Current, IC 30mATotal Device Dissipation (TA = +25°C), PD 250mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +125°C
The 2SC2996 is a silicon NPN planar epitaxialtransistor in a SOT type package. This device isdesigned for use in AM converter, AM/FM IF amplifierand local oscillator in AM/FM tuner.
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 40VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 4VCollector Current, IC 50mATotal Device Dissipation (TA = +25°C), PD 150mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -55° to +125°C
Forward Current Transfer Ratio hFE VCE = 6V, IC = 1mA 60 - 240
Gain-Bandwidth Product fT IC = 1mA, VCE = 6V 150 350 - MHz
Noise Figure NF IC = 1mA, VCB = 6V, f = 100MHz - 4 - dB
Power Gain PG VCE = 6V, IC = 1mA, f = 100MHz - 15 - dB
2SC2999Silicon NPN Transistor
High frequency amplifier applications.
The 2SC2999 is a silicon NPN planar epitaxialtransistor in a MINI (TO-92S) type package. Thisdevice is suitable for use as Low Noise RF amplifierapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 25VCollector-Emitter Voltage, VCEO 20VEmitter-Base Voltage, VEBO 3VCollector Current, IC 30mATotal Device Dissipation (TA = +25°C), PD 150mWOperating Junction Temperature, TJ +125°CStorage Temperature Range, Tstg -40° to +125°C
DESCRIPTIONThe 2SC3356 is an NPN silicon epitaxial transistor designed for low noiseamplifier at VHF, UHF and CATV band. It has dynamic range and good currentcharacteristic.FEATURES• Low Noise and High GainNF = 1.1 dB TYP., Ga = 11 dB TYP. @VCE = 10 V, IC = 7 mA, f = 1.0 GHz• High Power GainMAG = 13 dB TYP. @VCE = 10 V, IC = 20 mA, f = 1.0 GHz
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 20VCollector-Emitter Voltage, VCEO 12VEmitter-Base Voltage, VEBO 3VCollector Current, IC 100mATotal Device Dissipation (TA = +25°C), PD 200mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -65° to +150°C
The KTC3195 is a silicon NPN planar epitaxialtransistor in a MINI (TO-92S) type package. Thisdevice is suitable for use as RF VHF Band amplifierapplications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
The 2SC460 is a silicon NPN planar epitaxial transistorin a TO-92 type package. This device is suitable foruse as VHF amplifier and Mixer applications.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 30VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 5VCollector Current, IC 100mATotal Device Dissipation (TA = +25°C), PD 200mWOperating Junction Temperature, TJ +150°CStorage Temperature Range, Tstg -55° to +150°C
The 2SC1674 is a silicon NPN planar epitaxialtransistor in a TO-92 type package. This device issuitable for use as AM converter, AM/FM IF amplifierand local oscillator of AM/FM tuner.
ECB
Absolute Maximum Ratings: (TA = +25°C unless otherwise specified)
Collector-Base Voltage, VCBO 50VCollector-Emitter Voltage, VCEO 30VEmitter-Base Voltage, VEBO 4VCollector Current, IC 30mATotal Device Dissipation (TA = +25°C), PD 250mWStorage Temperature Range, Tstg -55° to +150°C