Circuitos Digitales II The General Computer Architecture The Pipeline Design Semana No.11 Semestre 2008-2 Prof. Gustavo Patiño [email protected] Prof.

Circuitos Digitales IICircuitos Digitales II

The General Computer Architecture

The Pipeline DesignSemana No.11Semana No.11

Semestre 2008-2Semestre 2008-2

Prof. Gustavo PatiñoProf. Gustavo Patiñ[email protected]

Prof. Eugenio DuqueProf. Eugenio [email protected]

Departamento de Ingeniería ElectrónicaDepartamento de Ingeniería Electrónica

Facultad de IngenieríaFacultad de Ingeniería

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

2008-2


2008-2

Some Unsolved Questions When we defined multicycle, did we also define

pipeline ? Multicycle is pipeline ? Or, pipeline is multicycle ?

So, what does translate “pipeline” ? What conditions must be met by the inter-stage registers

in order to guaranty pipeline ? What is the relation between pipeline and parallelism? Currently, which are the trends in the pipeline

paradigm ?


2008-2


2008-2

Pipeline

La segmentación de instrucciones es similar al uso de una cadena de montaje en una fábrica de manufacturación. En las cadenas de montaje, el producto pasa a través de

varias etapas de producción antes de tener el producto terminado.

Cada etapa o segmento de la cadena está especializada en un área específica de la línea de producción y lleva a cabo siempre la misma actividad.

Esta tecnología es aplicada en el diseño de procesadores eficientes. A estos procesadores se les conoce como pipeline processors o procesadores con segmentación encausada.


2008-2


2008-2


2008-2


2008-2


2008-2


2008-2


2008-2


2008-2


2008-2


2008-2

The Pipelined MIPS The Pipelined MIPS ProcessorProcessor


2008-2


2008-2

Sequential Versus Pipelined Sequential Versus Pipelined ExecutionExecution


2008-2


2008-2

Speed Advantage of the Speed Advantage of the PipelinePipeline


2008-2


2008-2

Pipeline StagesPipeline Stages


2008-2


2008-2

Overlapped Pipeline Overlapped Pipeline ExecutionExecution


2008-2


2008-2

Single-Cycle DatapathSingle-Cycle Datapath


2008-2


2008-2

Single-Cycle Datapath with Single-Cycle Datapath with Pipeline RegistersPipeline Registers


2008-2


2008-2

Instruction Process Through Instruction Process Through Pipeline (1)Pipeline (1)


2008-2


2008-2



2008-2


2008-2



2008-2


2008-2



2008-2


2008-2



2008-2


2008-2

Adding ControlAdding Control


2008-2


2008-2

Full Pipeline Design with Full Pipeline Design with Control LinesControl Lines


2008-2


2008-2

Example: Example: The Pipeline in The Pipeline in ActionAction

23

24

25

26

27

28

29

30

31

32

33


2008-2


2008-2

Pipeline Processor Operation Pipeline Processor Operation SummarySummary


2008-2


2008-2


2008-2


2008-2

Problems to be analyzed in the next class

Hazards Data Hazard Control Hazard Solutions

Forwarding Stalls

Problems with Branch


2008-2


2008-2

Hazards


2008-2


2008-2

Hazards (…cont)


2008-2


2008-2

Data Hazard in the Pipeline


2008-2


2008-2

Control Hazard in the Pipeline


2008-2


2008-2

Forwarding as a Solution to Data Hazards


2008-2


2008-2

Forwarding Unit in the Pipeline


2008-2


2008-2

Forwarding Unit Operation


2008-2


2008-2

Stalls


2008-2


2008-2

Result of Stall Approach


2008-2


2008-2

Result of Stall Approach (…cont)

Circuitos Digitales II The General Computer Architecture The Pipeline Design Semana No.11 Semestre 2008-2 Prof. Gustavo Patiño [email protected] Prof.

Documents