Architecture 8085

8/6/2019 Architecture 8085

1/45

Nitesh Kumar dixit

BIET, SIKAR

8/6/2019 Architecture 8085

2/45

8 0 8 5

+5 volt Supply

8 bit data bus80th century

8085

8/6/2019 Architecture 8085

3/45

Flip-flop : One bit Storage device (Digital Data) .

Bit :

Registers :

Binary Digit

is a group of flip-flops ; n bit register will consist

of n number of flip-flops and it is capable of

storing an n bit.

3Nitesh Kumar Dixit

8/6/2019 Architecture 8085

4/45

Nitesh Kumar Dixit 4

8/6/2019 Architecture 8085

5/45

System BusSystem Bus

5Nitesh Kumar Dixit

8/6/2019 Architecture 8085

6/45

System Bus The CPU sends various data values, instructions and

information to all the devices and components inside the

computer.

If you look at the bottom of a motherboard you'll see a whole

network of lines or electronic pathways that join the different

components together.

This network of wires or electronic pathways is called the

'Bus'.

6Nitesh Kumar Dixit

8/6/2019 Architecture 8085

7/45

7Nitesh Kumar Dixit

8/6/2019 Architecture 8085

8/45

Types of System Buses

Data BusData Bus

Address BusAddress Bus

Control BusControl Bus

8Nitesh Kumar Dixit

8/6/2019 Architecture 8085

9/45

9Nitesh Kumar Dixit

8/6/2019 Architecture 8085

10/45

A collection of wires through which data is transmitted from

one part of a computer to another is called Data Bus.

Data Bus can be thought of as a highway on which data travelswithin a computer.

This bus connects all the computer components to the CPU and

main memory.

D a t a B u s

10Nitesh Kumar Dixit

8/6/2019 Architecture 8085

11/45

The size (width) of bus determines how much data can be

transmitted at one time.

E.g.:1. A 16-bit bus can transmit 16 bits of data at a time.

2. 32-bit bus can transmit 32 bits at a time.

D a t a B u s

11Nitesh Kumar Dixit

8/6/2019 Architecture 8085

12/45

A collection of wires used to identify particular location in main

memory is called Address Bus.

Or

In other words, the information used to describe the memory

locations travels along the address bus.

Address Bus

12Nitesh Kumar Dixit

8/6/2019 Architecture 8085

13/45

13Nitesh Kumar Dixit

8/6/2019 Architecture 8085

14/45

14Nitesh Kumar Dixit

8/6/2019 Architecture 8085

15/45

+,-,++,--

ANDing,Oring,

XORing

*Single-Decision and Multi-Decision

examples of processes

15Nitesh Kumar Dixit

8/6/2019 Architecture 8085

16/45

Storing result ofArithmetic and Logic

operations

16Nitesh Kumar Dixit

Accumulator

(8)

8/6/2019 Architecture 8085

17/45

Nitesh Kumar Dixit 17

8/6/2019 Architecture 8085

18/45

Internally Data Storage.

Not for User (only for

P)

Contain All the

information about

Operation

18Nitesh Kumar Dixit

8/6/2019 Architecture 8085

19/45

19Nitesh Kumar Dixit

8/6/2019 Architecture 8085

20/45

Nitesh Kumar Dixit 20

8/6/2019 Architecture 8085

21/45

Nitesh Kumar Dixit 21

8/6/2019 Architecture 8085

22/45

Nitesh Kumar Dixit 22

8/6/2019 Architecture 8085

23/45

Nitesh Kumar Dixit 23

8/6/2019 Architecture 8085

24/45

Nitesh Kumar Dixit 24

8/6/2019 Architecture 8085

25/45

Nitesh Kumar Dixit 25

8/6/2019 Architecture 8085

26/45

Nitesh Kumar Dixit 26

8/6/2019 Architecture 8085

27/45

Nitesh Kumar Dixit 27

8/6/2019 Architecture 8085

28/45

Nitesh Kumar Dixit 28

8/6/2019 Architecture 8085

29/45

Nitesh Kumar Dixit 29

8/6/2019 Architecture 8085

30/45

I

t stores data and result.

30Nitesh Kumar Dixit

8/6/2019 Architecture 8085

31/45

Nitesh Kumar Dixit 31

8/6/2019 Architecture 8085

32/45

Nitesh Kumar Dixit 32

8/6/2019 Architecture 8085

33/45

Nitesh Kumar Dixit 33

8/6/2019 Architecture 8085

34/45

Nitesh Kumar Dixit 34

8/6/2019 Architecture 8085

35/45

Nitesh Kumar Dixit 35

8/6/2019 Architecture 8085

36/45

Nitesh Kumar Dixit 36

8/6/2019 Architecture 8085

37/45

This accepts a bit pattern from instruction register,

decodes it and gives the decoded information to

control logic.

37Nitesh Kumar Dixit

8/6/2019 Architecture 8085

38/45

It contain s oscillator and a controller sequencer.

(Clock and Synchronization)

38Nitesh Kumar Dixit

8/6/2019 Architecture 8085

39/45

Serial data transmission(bit by

bit transmission)

39Nitesh Kumar Dixit

8/6/2019 Architecture 8085

40/45

Nitesh Kumar Dixit 40

8/6/2019 Architecture 8085

41/45

Nitesh Kumar Dixit 41

8/6/2019 Architecture 8085

42/45

Nitesh Kumar Dixit 42

8/6/2019 Architecture 8085

43/45

Nitesh Kumar Dixit 43

8/6/2019 Architecture 8085

44/45

Nitesh Kumar Dixit 44

8/6/2019 Architecture 8085

45/45

Nitesh Kumar Dixit 45