Top Banner
Digital Signal Processing 17 (2007) 1040–1054 www.elsevier.com/locate/dsp An approach for stability analysis of a single-bit high-order digital sigma-delta modulator Amin Z. Sadik a , Zahir M. Hussain a,, Xinghuo Yu a , Peter O’Shea b a School of Electrical and Computer Engineering, RMIT University, Melbourne, Australia b School of Engineering Systems, Queensland University of Technology, Brisbane, Australia Available online 4 December 2006 Abstract In this work we considered the stability of a single-bit high-order sigma-delta modulator under dc input. A new approach for stability analysis is proposed. A nonlinear circle map is suggested to model the dynamics of the modulator. An analogy between the dynamics of the sigma-delta modulator and the sinusoidal digital phase-locked loop (DPLL) is studied and an approximate fixed point solution is presented with stability criteria. Suggestions for designing stabilized high-order systems are presented. © 2006 Elsevier Inc. All rights reserved. Keywords: Stability; Single-bit; Circle map 1. Introduction Higher-order (>2) single-bit modulators (M’s) are of increasing importance in many applications due to their improved performance as compared to the first- and second-order structures [1]. A comparison between low- order and high-order structures is addressed in [2,3]. However, the stability of higher-order modulators can be an obstacle to their adoption in digital signal processing (DSP) applications. Despite the large body of work that has already been done, the stability issue is still not fully resolved. The approaches utilized to address the issue fall into one of two categories. In the first category is the linear system approximation approach (e.g., in [4]). This approach suffers from inevitable drawbacks as it is unable to explain important phenomena such as limit cycles and chaos [5]. The second category incorporates all the truly nonlinear analysis techniques attempts to better model the behavior of modulators have adopted nonlinear analysis techniques (e.g., in [6] and [7]). In [7], for example, a first-order modulator along with a bang-bang phase-locked loop (PLL) system was modelled using the maps of driven interval shifts. In this paper the aim is to set out a general stability analysis for high-order topologies. To start with, an analytical solution to the system equation is developed. Then, circle map dynamics and fixed point analysis are utilized to accurately model the operation of the structure, analogously to the way sinusoidal digital phase-locked loop systems have been analyzed in the past [8]. * Corresponding author. Fax: +61 3 99252007. E-mail address: [email protected] (Z.M. Hussain). 1051-2004/$ – see front matter © 2006 Elsevier Inc. All rights reserved. doi:10.1016/j.dsp.2006.11.007
15

An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

Apr 20, 2023

Download

Documents

Hany Hamad
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

Digital Signal Processing 17 (2007) 1040–1054

www.elsevier.com/locate/dsp

An approach for stability analysis of a single-bit high-order digitalsigma-delta modulator

Amin Z. Sadik a, Zahir M. Hussain a,∗, Xinghuo Yu a, Peter O’Shea b

a School of Electrical and Computer Engineering, RMIT University, Melbourne, Australiab School of Engineering Systems, Queensland University of Technology, Brisbane, Australia

Available online 4 December 2006

Abstract

In this work we considered the stability of a single-bit high-order sigma-delta modulator under dc input. A new approach forstability analysis is proposed. A nonlinear circle map is suggested to model the dynamics of the modulator. An analogy betweenthe dynamics of the sigma-delta modulator and the sinusoidal digital phase-locked loop (DPLL) is studied and an approximatefixed point solution is presented with stability criteria. Suggestions for designing stabilized high-order systems are presented.© 2006 Elsevier Inc. All rights reserved.

Keywords: Stability; Single-bit; Circle map

1. Introduction

Higher-order (>2) single-bit �� modulators (��M’s) are of increasing importance in many applications due totheir improved performance as compared to the first- and second-order structures [1]. A comparison between low-order and high-order �� structures is addressed in [2,3]. However, the stability of higher-order �� modulators canbe an obstacle to their adoption in digital signal processing (DSP) applications. Despite the large body of work that hasalready been done, the stability issue is still not fully resolved. The approaches utilized to address the issue fall intoone of two categories. In the first category is the linear system approximation approach (e.g., in [4]). This approachsuffers from inevitable drawbacks as it is unable to explain important phenomena such as limit cycles and chaos [5].The second category incorporates all the truly nonlinear analysis techniques attempts to better model the behavior of�� modulators have adopted nonlinear analysis techniques (e.g., in [6] and [7]). In [7], for example, a first-order ��

modulator along with a bang-bang phase-locked loop (PLL) system was modelled using the maps of driven intervalshifts.

In this paper the aim is to set out a general stability analysis for high-order �� topologies. To start with, ananalytical solution to the system equation is developed. Then, circle map dynamics and fixed point analysis are utilizedto accurately model the operation of the �� structure, analogously to the way sinusoidal digital phase-locked loopsystems have been analyzed in the past [8].

* Corresponding author. Fax: +61 3 99252007.E-mail address: [email protected] (Z.M. Hussain).

1051-2004/$ – see front matter © 2006 Elsevier Inc. All rights reserved.doi:10.1016/j.dsp.2006.11.007

Page 2: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054 1041

The focus of this paper will be on a third-order �� system. However, the same approach can be easily extendedto analyze higher-order systems (>3).

The paper is organized as follows. In Section 2, the difference equation of an third-order �� modulator is devel-oped, and a solution to the difference equation of a third-order system is obtained along with a general expressionfor the average output of this third order system is determined. The nonlinear dynamics of the third order structure ispresented in Section 3 using a circle map and fixed point approximation approach. In Section 4 there is a discussionof how to generalize the results from third order to higher order systems. Conclusions are presented in Section 5.

2. Analysis of a third-order �� topology

Figure 1 illustrates the topology for a third-order �� modulator which has been considered in several works (e.g.,[9–13]).

Assuming the input to be a dc signal of amplitude x, u(k) to be the final integrator output (which is also thequantizer input), and y(k) is the quantizer output such that y(k) = sgn[u(k)] and is given by

y(k) ={

1 for u(k) � 0,

−1 for u(k) < 0.(1)

This system shown in Fig. 1, can be described using a third-order difference equation as follows:

u(k) = 3u(k − 1) − 3u(k − 2) + u(k − 3) − (α + 2)y(k − 1) + 3y(k − 2) − y(k − 3) + x. (2)

The above equation may be re-expressed recursively, with the right hand side using just the initial conditions andthe DC input value as follows:

u(3) = 3u2 − 3u1 + u0 − (α + 2)y2 + 3y1 − y0 + x, (3)

u(4) = 6u2 − 8u1 + 3u0 − 3(α + 1)y2 + 8y1 − 3y0 − (α + 2)y(3) + 4x, (4)

and so on. This re-expression is derived in Appendix A to be

u(k) = 1

2k(k − 1)u2 − k(k − 2)u1 + b(k)u0 − b(k)y0 + k(k − 2)y1

− [(k − 1) − αb(k)

]y2 − g(k,α) + d(k)x, (5)

where u0 = u(1), u1 = u(2), and u2 = u(2) are the initial conditions of the final integrator output, with y0, y1, and y2being the corresponding quantizer output values [i.e., yi = sgn(ui) | i ∈ {0,1,2}]. The functions b(k), g(k), and d(k)

are given as follows:

b(k) = (k − 1)(k − 2)

2, (6)

g(k,α) =k−3∑n=1

[(α

2n + 1

)(n + 1)

]y(k − n), (7)

Fig. 1. Structure of the third-order �� modulator under consideration.

Page 3: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

1042 A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054

d(k) = kb(k)

3. (8)

An asymptotic solution for the �� dynamical system is now considered. If (5) is divided by d(k) and then thelimit as k → ∞ is taken, one obtains:

x ← g(k,α)/d(k) = 6

k(k − 1)(k − 2)

k−3∑n=1

2n + 1

)(n + 1) sgn(uk−n), k → ∞. (9)

It is difficult to find an analytic solution for this equation, largely because of the signum term. However, one canfind an asymptotic solution (as k → ∞) by replacing the k-dependent term 1/[(k − 1)(k − 2)] outside the summationby an n-dependent term inside the summation, i.e.,

1

(k − 1)(k − 2)

k−3∑n=1

a(n) →k−3∑n=1

a(n)

f (n), k → ∞, (10)

where a(n) = (α2 n + 1)(n + 1) sgn(uk−n). The function f (n) can be given as (see Appendix B)

f (n) → 3

(n + 2

α

)(n + 1), k → ∞. (11)

Now (9) can be written as

x ← α

k

k∑n=1

sgn(uk−n) + 2

k

k∑n=1

sgn(uk−n)

(n + 2/α), k → ∞. (12)

It can be proved that the second term on the right-hand side of (12) tends to zero since we have

2

k

k∑n=1

1

(n + 2/α)sgn(uk−n) <

2

k

k∑n=1

1

(n + 2/α)(13)

knowing that the signum function sgn(uk−n) ∈ {1,−1}. Now, since the limit of the right-hand side of the inequality(13) is zero as k → ∞, then the left-hand side will go to zero more rapidly (it is a transient term that decides therate at which the system converges to the steady-state). Accordingly, for stable operation, the sequence g(k,α)/d(k)

in (12) converges to x as k → ∞, and in fact it is the average output if the equation is divided by α, i.e., average= x

α= 1

k

∑ki=1 sgn(ui). We re-arrange this equation as follows:

x

αk =

k∑i=1

sgn(ui), k → ∞. (14)

Since the left-hand term is always a fraction and the right-hand term is always an integer, one expects (as it is infact the case) that the system has no fixed-point or an equilibrium steady-state solution. Alternatively, this dynamicalsystem can be characterized by time-varying states, i.e., by a periodic solution.

A periodic solution is a dynamical solution that is characterized by one basic frequency f1. The spectrum ofa periodic signal consists of a possible spike at zero frequency and spikes at integer multiples of the fundamentalfrequency f1. The amplitudes of some of the harmonic frequency components may be zero. A periodic solution iscalled a limit cycle if there are no other periodic solutions sufficiently close to it. In other words, a limit cycle isan isolated periodic solution and corresponds to an isolated closed orbit in state space. Every trajectory near a limitcycle will approach it as k → ∞. Consequently, (14) applies quite well when the system traps into stable limit cycles.Hence, the average output over any limit cycle can be given as

x

α= 1

L

L∑i=1

sgn(ui), (15)

where L is the period length of the stable limit cycle.

Page 4: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054 1043

Fig. 2. Structure of the M th-order �� modulator under investigation.

3. The high-order �� topology

In this paper, the focus is on high-order (>2) �� structures as shown in Fig. 2. The general difference equationthat describes the operation of the M th-order topology depicted in Fig. 2 is derived in Appendix C to be

u(k) =M∑

n=1

(−1)n+1(

M

n

)u(k − n) +

M∑i=1

M−1∑n=0

(−1)i(

n

i − 1

)αny(k − i) + x(k − 1), (16)

where {αn | n = 0,1,2, . . . ,M − 1} are the feedback parameters.Adopting the same approach for calculating the average as above, we find that, for any order of the �� topology

under investigation, the average output is

average = x∑Mi=1 ci

, (17)

where M is an integer that denotes the system order, and {ci} are the coefficients of the signum terms that appear inthe system difference equation.

A few authors has confirmed a strong link between the limit cycle analysis and ��M stability analysis [5,14–17].For example [5,14,15], link saddle points in state trajectories (which constitute limit cycles) to system stability througha Poincaré map.

There are also hints in the literature that the nonlinear dynamics of the first-order �� operation can be modelledusing the dynamics of the standard map, and more specifically, the dynamics of the circle map [18,19]. In this work,a comprehensive analysis of the third-order system under consideration is introduced based on circle map modellingand its approximation using fixed point analysis.

3.1. Simulation

The third-order �� modulator considered above exhibits highly nonlinear behavior. For non-zero input, the para-meter α possesses an important role in determining the system dynamics. As is well known, stability is highly sensitiveto the value of α. In particular, there is a threshold dc input value xmax beyond which unstable operation occurs. Thisis illustrated by the simulated results in Fig. 3.

Figures 4 and 5 show the simulation results of the steady-state phase-plane portrait for the above third-order ��

modulator with α = 0.1, initial conditions u0 = 1/4, u1 = 1/4, u2 = 2/5, and two different values for x: x = 0 and1/20, respectively. It is apparent from Fig. 4 that when x = 0 the longest limit cycle is composed of 8 states. Figure 5indicates that when x = 1/20, there are 48 states.

4. Stability analysis of the third-order topology

In general, an orbit O(u0) of a discrete dynamical system F : Rn → Rn is said to be stable if for every r > 0 thereexists d > 0 such that the Euclidian distance between the system’s state variables u and y, ‖y0 − u0‖ � d implies‖yn − un‖ � r ∀n � 1, where u,y ∈ Rn. An orbit that is not stable is called unstable [20]. In other words, O(u0) is

Page 5: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

1044 A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054

Fig. 3. The parameter α versus the maximum threshold dc input beyond which no stability is guaranteed.

Fig. 4. Phase-plane portrait of the third-order �� structure for x = 0. The initial conditions are: u0 = 1/4, u1 = 1/4, and u2 = 2/5, with α = 0.1(the diagonal straight line represents y = x, “*” indicates the average output, and “�” represents the initial condition).

unstable if there exists r(u0) > 0 such that for every positive number d one can find an initial state y0, ‖y0 − u0‖ � d

whose orbit is not contained in the closed ball D(u0, r(u0)). Figures 4 and 5 depict a stable set of limit cycle points(for different values of x under certain parameters) which is revealed by the bounded-orbit or the attractor to whichthe system evolves after a sufficiently long time.

However, higher-order (>2) �� modulators (including the system considered earlier) suffer from well-knownstability problems [14]. In simulation it was found that for such systems to attain stability, the integrators should beleaky in the sense that “sub-unity” integration gains should be introduced as shown in Fig. 6. Hence, for the stabilityanalysis, the system in Fig. 6 will be considered, and dynamical system analysis will be utilized to model its structurewith controllable values for d1, d2, and d3 inside (0,1]. Then stability criteria will be determined and there will be anattempt to extend the stable region of operation by adjusting the state trajectories of the system integrators.

4.1. Nonlinear dynamics modelling

The nonlinear dynamics of the �� operation can be modelled using the dynamics of the standard map, and morespecifically, the dynamics of the circle map. Here, the exact circle map is introduced that corresponds to the modified

Page 6: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054 1045

Fig. 5. Phase-plane portrait of the third-order �� structure for x = 1/20 under same initial conditions as in Fig. 4.

Fig. 6. Structure of the single-bit third-order �� modulator.

(arbitrary values for the d’s) third-order system shown in Fig. 6. The circle map, also known as the sine map, is givenby [21]

un+1 = F(un) =[un + Ω − K

2πsin(2πun)

]mod 1, (18)

where K and Ω are the map parameters. The term Ω is confined to the interval [0,1]. This map is a special case ofthe two-dimensional standard map. The state F maps the interval [0,1) onto itself when the circle map is confined tothe interval [0,1) by using the mod 1 function. The circle map becomes piecewise linear when K = 0 and nonlinearwhen K = 0. For 1 > K � 0, the circle map is an orientation preserving diffeomorphism. At K = 1, the map is ahomeomorphism. For K > 1, the circle map becomes noninvertible (since it is not one-to-one, which implies thecoexistence of different periodic oscillations) and critically dependent on the initial conditions.

Inspired by (2) and the circle map above, the �� system dynamics are formulated by the following nonlinear circlemap, with the parameters K1, K2, and K3 taken from (2) as follows:

uk+1 = K1un − (α + 2) sin(mγk) − K2uk−1 + (d2 + 2d3) sin(mγk−1) + K3uk−2 − (d2d3) sin(mγk−2) + x,

(19)

where γk = tan−1(uk), γk−1 = tan−1(uk−1), and γk−2 = tan−1(uk−2) are the phase angles that correspond to theintegrator states uk , uk−1, and uk−2, respectively, while m is an integer and K1 = (d1 + d2 + d3), K2 = (d1d2 +d1d3 + d2d3), and K3 = (d1d2d3). The d’s are the gain parameters of the system integrators. As m increases, thebehavior of the map approaches the dynamics of the �� modulator.

Page 7: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

1046 A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054

4.2. Traditional stabilizing design approach

If a vector is defined as Xk = (xk yk zk)T , then (19) can be written alternatively as

Xk+1 = AXk + Bk, (20)

where

A =⎛⎝ 0 1 0

0 0 1K3 −K2 K1

⎞⎠ , (21)

Bk =⎛⎝ 0

0bk

⎞⎠ (22)

with bk = −(α + 2) sin{tan−1(zk)} + (d1 + d2) sin{tan−1(yk)} − (d1d2) sin{tan−1(wk)} + x. Taking a Euclidean normof (20) yields

‖Xk+1‖ � ‖AXk‖ + ‖Bk‖ � ‖A‖‖Xk‖ + ‖Bk‖.First, it is obvious that ‖Bk‖ < MB (where MB > 0 is a constant) given the boundedness of bk .If ‖A‖ < 1 (hence, di < 1 ∀i), then

‖Xk+1‖ � ‖A‖k+1‖X0‖ +k∑

i=0

‖A‖i‖Bk−i‖ (23)

� ‖A‖k+1‖X0‖ + MB

k∑i=0

‖A‖i (24)

= ‖A‖k+1‖X0‖ + MB

1 − ‖A‖k+1

1 − ‖A‖ . (25)

Obviously, for ‖A‖ < 1 we have

limk→∞‖Xk+1‖ � MB

1 − ‖A‖ . (26)

That means the trajectory will converge within the boundaries constrained by (26) in the state space.Note that if the matrix A is Hurwitz (that is, all its eigenvalues are located within the unit circle), then ‖A‖ < 1.

Since K1, K2, K3 are constant, they can easily be chosen to make ‖A‖ < 1. One way to achieve this result is throughthe application of the Routh-Hurwitz stability criteria. This in fact means that we can stabilize the system by adjustingthe location of the system’s poles, i.e., confining them within the unit circle.

4.3. Fixed point approximation: An analogy with DPLL

We here propose the techniques adopted in analyzing the sinusoidal digital phase-locked loop (DPLL) to studythe stability issues of the high-order �� modulator. From this point of view, the IIR loop operates on the principleof “tracking” the quantizer output, as the DPLL tracks the input frequency. As the stability of a periodic orbit of acontinuous-time system may be determined by examining the stability of a fixed point of the associated map [21],the first step in this approach is to choose a suitable fixed point solution for our system. Intuitively, this would bethe average output of the third-order �� modulator. This means that, under stable operation, the state trajectories areattracted to this point in an oscillatory behavior. Recalling (17), the proposed fixed point u∗ is given as

u∗ = lim uk = tan−1(

x)

. (27)

k→∞ 2 + α − (d1 + 2d2) + d2d3
Page 8: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054 1047

Now, that the fixed point solution is obtained, it is necessary to find the range of filter parameters to meet theconditions that are necessary for the iterates of (5) to converge locally to the solution given by (27). For that, Os-trowski’s theorem can be applied [8,22,23] if the function F(uk), which is given by (19) to be tested is continuouslydifferentiable at the fixed point u∗. In this case, Ostrowski’s theorem says that limk→∞ uk = u∗ if

ρ[F ′(u∗)

]< 1, (28)

where F ′(u) is the partial derivative of the n × n matrix F(u), ρ(·) is the spectral radius of the matrix and is definedas follows:

ρ[F ′(u∗)

] = max |λi |, λi ≡ eigenvalues of F ′. (29)

It is worth noting that in the case of nonlinear mappings, the condition ρ[F ′(u∗)] < 1 is sufficient, but not necessaryfor convergence. While in the case of linear mappings, ρ[F ′(u∗)] < 1 is both necessary and sufficient [8].

Now, reconsider (19), which models the dynamics of the structure shown in Fig. 6. For convenience, (19), whichis a third-order equation, is transformed into a system of three first-order equations in the following form:

uk+1 = F(uk). (30)

Let wk = uk , yk = uk+1, zk = uk+2. Therefore, (19) can be re-written in a matrix form as follows:⎛⎝ wk+1

yk+1zk+1

⎞⎠ =

⎛⎝ yk

zk

F (zk)

⎞⎠ , (31)

where

F(zk) = K1zk − (2 + α) sin{tan−1(zk)

} − K2yk + (d2 + 2d3) sin{tan−1(yk)

}+ K3wk − (d2d3) sin

{tan−1(wk)

} + x.

To define a region of stability for the ternary-�� topology, consider (31). If F(zk) and F ′(zk) are assumed to becontinuous, then the Jacobian matrix of F(zk) is given by

F ′(z) =

⎛⎜⎜⎝

∂f1∂w

∂f1∂y

∂f1∂z

∂f2∂w

∂f2∂y

∂f2∂z

∂f3∂w

∂f3∂y

∂f3∂z

⎞⎟⎟⎠ ,

hence

F ′(z) =⎛⎝ 0 1 0

0 0 1h1(w) h2(y) h3(z)

⎞⎠ , (32)

where h1(w) = K3[1 − cos(w)], h2(y) = −K2[1 − cos(y)], and h3(z) = K1[1 − K ′1 cos(z)]. If we assume the fixed

point is

β = u∗ = tan−1[

x

(2 + α) − (d1 + 2d2) + (d2d3)

],

then at this point all the eigenvalues must be less than one, i.e., |λi | < 1, where λi (i ∈ 1,2,3) should satisfy thecharacteristic equation: |F ′(β) − λI | = 0. Solving for λ, the characteristic equation is given by

λ3 − h3(z)λ2 − h2(y)λ − h1(w) = 0. (33)

To extract the stability bounds from the characteristic equation, the following bilinear transformation [8] that mapsthe interior of the unit circle to the left-half plane (one-to-one map) is used:

λ = ψ + 1. (34)

ψ − 1

Page 9: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

1048 A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054

Table 1

Column 1 Column 2

A = 1 − h3 − h2 − h1 C = 3 + h3 + h2 − 3h1B = 3 − h3 + h2 + 3h1 D = 1 + h3 − h2 + h1E = −(AD − BC)/B 0D 0

Hence, (33) will be transformed as follows:

ψ3(1 − h3 − h2 − h1) + ψ2(3 − h3 + h2 + 3h1) + ψ(3 + h3 + h2 − 3h1) + (1 + h3 − h2 + h1) = 0. (35)

It is now possible to apply the Routh-Hurwitz stability criteria, which allows a check for stability without computingthe roots of the characteristic equation and can be used to determine the range of parameters that guarantees stability.One starts by building the Routh-Hurwitz array as shown in Table 1.

As the number of roots with positive real parts is equal to the number of sign changes in the first column, theelements of column 1 in the above array should be all positive to ensure stability of the system, that is

(1 − h3 − h2 − h1) > 0,

(3 − h3 + h2 + 3h1) > 0,

E > 0,

(1 + h3 − h2 + h1) > 0. (36)

Generally, useful conditions can be obtained from these inequalities. However, the fourth inequality (D > 0) is ofparticular interest. It provides an important criterion, that is

cos(β) <1 + K1 + K2 + K3

(α + 2) + (d2 + 2d3) + (d2d3), (37)

where K3 = (d1 + d2 + d3), K2 = (d1d2 + d1d3 + d2d3), and K1 = (d1d2d3). This equation imposes a condition onthe input dynamic range x in terms of the gain parameters (α, d1, d2, d3) such that system stability can be preserved.

It is worth noting that, (37) can be generalized to represent any order of �� modulators when rewritten as follows:

average = |x|∑Mi=1 ci

< tan

{cos−1

(1 + ∑M

i=1 |ai |∑Mi=1 |ci |

)}, (38)

where M stands for the system order, {ai} is the set of the coefficients of the state space variables (ui ), and {ci} is theset of coefficients of their corresponding signum functions [sgn(ui)].

The stable input dynamic range for the third-order �� modulator shown in Fig. 2 with d1 = d2 = d3 = 1 is givenby

x < α tan

[cos−1

(8

6 + α

)],

i.e.,

|x| < α

√(8

6 + α

)2

− 1 (39)

while the stable feedback parameter range is confined to the interval (0,0.5) since

α <cos(β)

1 + cos(β). (40)

Figure 7 shows the theoretical boundary of the feedback parameter α versus the average output (x/α) of the system.Figure 8 illustrates the theoretical stability region (the shaded region) imposed by the intersection of the conditionsobtained in (40) and (39). The boundary of this region is compared with the simulated boundary. As such we haveshown that the fixed-point approximation that we suggested earlier lines up closely with simulation results.

Page 10: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054 1049

Fig. 7. The theoretical boundary of the gain parameter α versus the average output according to (40).

Fig. 8. Stability region (shaded) of the third-order structure (for zero average output).

5. Conclusions

The behavior of a third-order �� structure was analyzed under dc input. The stability problem was addressedusing an analogy between the dynamics of the �� structure and the sinusoidal digital PLL system. An approximatefixed point analysis was presented and a stability criteria was derived. Simulation results were in accord with thetheoretical expectations. This analysis can be extended to any higher-order sigma-delta topology.

Acknowledgment

This work is supported by the Australian Research Council under the ARC Discovery Grant DP0557429. Theauthors would like to thank the anonymous reviewers and the Editor-in-Chief for their constructive comments thatimproved this paper.

Appendix A. Proof of Eq. (5)

We are to prove the recursive equation (5)

u(k) = 3u(k − 1) − 3u(k − 2) + u(k − 3) − (α + 2)y(k − 1) + 3y(k − 2) − y(k − 3) + x. (A.1)

Page 11: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

1050 A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054

Let u(0) = u0, u(1) = u1, and u(2) = u2 denotes the output initial conditions of the final integrator (just before thequantizer), and y0, y1, y2 denote its corresponding quantizer output values. Then,

u(3) = 3u2 − 3u1 + u0 − (α + 2)y2 + 3y1 − y0 + x, (A.2)

u(4) = 6u2 − 8u1 + 3u0 − 3(α + 1)y2 + 8y1 − 3y0 − (α + 2)y(3) + 4x, (A.3)

u(5) = 10u2 − 15u1 + 6u0 − (6α + 4)y2 + 15y1 − 6y0 − 3(α + 1)y(3) − (α + 2)y(4) + 10x, (A.4)

u(6) = 15u2 − 24u1 + 10u0 − 5(2α + 1)y2 + 24y1 − 10y0 − (6α + 4)y(3) − 3(α + 1)y(4)

− (α + 2)y(5) + 20x, (A.5)

u(7) = 21u2 − 35u1 + 15u0 − (15α + 6)y2 + 35y1 − 15y0 − 5(2α + 1)y(3) − (6α + 4)y(4) − 3(α + 1)y(5)

− (α + 2)y(6) + 35x, (A.6)

u(8) = 28u2 − 48u1 + 21u0 − (21α + 7)y2 + 48y1 − 21y0 − 3(5α + 2)y(3) − 5(5α + 1)y(4) − (6α + 4)y(5)

− 3(α + 1)y(6) − (α + 2)y(7) + 56x. (A.7)

A general recursive formula for u(k) can be found by induction using the above difference equations. We firstarrange the coefficients of the initial conditions and the input x as in Table 2. Now we induce the coefficient formulasfor each term as follows:

u2: 1

2k(k − 1), u1: −k(k − 2), u0: 1

2(k − 1)(k − 2),

y2: −[(k − 1) − 1

2(k − 1)(k − 2)α

], y1: k(k − 2), y0: 1

2(k − 1)(k − 2),

x: 1

6k(k − 1)(k − 2).

Then we consider the terms including y(k). Table 3 shows a few coefficients of y(k). These terms can be repre-sented by a convolution between the output sequence {y(n)} and the sequence {ηα(n) = (αn/2+1)(n+1)} as follows:

−y(k) ∗ ηα(k) = −k−3∑n=1

ηα(n)y(k − n). (A.8)

Therefore, the overall recursive formula for u(k) can now be given as

Table 2

n u2 u1 u0 y2 y1 y0 x

3 3 −3 1 −(α + 2) 3 −1 14 6 −8 3 −3(α + 1) 8 −3 45 10 −15 6 −(6α + 4) 15 −6 106 15 −24 10 −5(2α + 1) 24 −10 207 21 −35 15 −(15α + 6) 35 −15 358 28 −48 21 −(21α + 7) 48 −21 56

Table 3

k y(k − 1) y(k − 2) y(k − 3) y(k − 4) y(k − 5)

3 0 0 0 0 04 −(α + 2) 0 0 0 05 −(α + 2) −3(α + 1) 0 0 06 −(α + 2) −3(α + 1) −(6α + 4) 0 07 −(α + 2) −3(α + 1) −(6α + 4) −5(2α + 1) 08 −(α + 2) −3(α + 1) −(6α + 4) −5(2α + 1) −3(5α + 2)

Page 12: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054 1051

u(k) = 1

2k(k − 1)u2 − k(k − 2)u1 + b(k)u0 − b(k)y0 + k(k − 2)y1 − [

(k − 1) − αb(k)]y2

− g(k,α) + d(k)x,

where b(k), g(k), and d(k) are given by

b(k) = (k − 1)(k − 2)

2, (A.9)

g(k,α) =k−3∑n=1

[(α

2n + 1

)(n + 1)

]y(k − n), (A.10)

d(k) = kb(k)

3. (A.11)

Appendix B. Proof of Eq. (12)

From (9) we have

x = g(k,α)/d(k) = 6

k(k − 1)(k − 2)

k−3∑n=1

2n + 1

)(n + 1) sgn(uk−n).

The asymptotic effect of the product (k − 1)(k − 2) in the denominator (as k → ∞) is to be replaced by a certainfunction f (n) within the above summation, that is

1

(k − 1)(k − 2)

k−3∑n=1

a(n) →k−3∑n=1

a(n)

f (n), k → ∞, (B.1)

where a(n) = (α2 n + 1)(n + 1) sgn(uk−n). Let the left- and right-hand sides of (B.1) be denoted as S(n) and H(n),

respectively. The r th discrete derivative (rate of change) of both sides of (B.1) should be

�rS(k)

�kr= �rH(k)

�kr. (B.2)

At any arbitrary iteration k, the first-order discrete derivative can be found as follows. Using Table 3 we get thefirst few expressions for S(k)

S(6) = −1

5 × 4

[(α + 2) + 3(α + 1) + (6α + 4)

],

S(7) = −1

6 × 5

[(α + 2) + 3(α + 1) + (6α + 4) + 5(2α + 1)

],

S(8) = −1

7 × 6

[(α + 2) + 3(α + 1) + (6α + 4) + 5(2α + 1) + 3(5α + 2)

]form which we get the differences

�S

�k= S(7) − S(6) = 1

3

2

)+ 1

60, (B.3)

�S

�k= S(8) − S(7) = 1

3

2

)+ 1

105. (B.4)

By induction, the first-order discrete derivative of S(k) can be described as

�S

�k= S(k + 1) − S(k) = 1

3

2

)+ 2

k(k − 1)(k − 2). (B.5)

The second term of (B.5) represents a transient response and vanishes rapidly for large values of k, i.e.,

�S → 1(

α)

, k → ∞. (B.6)

�k 3 2
Page 13: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

1052 A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054

Using (B.6), it is evident that the second-order discrete derivative of S(k) is equal to zero. On the other hand, from(B.1) the difference of H(k) is given as

�H(k)

�k=

[α2 (k − 2) + 1

](k − 1)

f (k − 2). (B.7)

Now f (k) can be determined by equating the asymptotic rate of change of both functions in (B.6) and (B.7):

f (k) → 3

(k + 2

α

)(k + 1), k → ∞. (B.8)

Finally, substituting (B.8) into (9) we get

x → 2

k

k−3∑n=1

(α2 n + 1

)sgn(uk−n)

(n + 2/α), k → ∞. (B.9)

Now we reach Eq. (12) as follows:

x → α

k

k∑n=1

sgn(uk−n) + 2

k

k∑n=1

sgn(uk−n)

(n + 2/α), k → ∞.

Appendix C. Proof of Eq. (16)

The difference equation that describes the operation of the third-order �� topology shown in Fig. 1 is given by (2)and will be rewritten here in its z-domain form with some rearrangement:

U(z)(1 − z−1)3 = Y(z)

[−z−1(α + 2) + 3z−2 − z−3] + z−1x. (C.1)

Now, refereeing to Fig. 2, which represents the M th-order system, the difference equation of the fourth-order ��

topology will be given by

U(z)(1 − z−1)4 = Y(z)

[−z−1(α0 + α1 + α2 + α3) + 3z−2(α1 + 2α2 + 3α3)

− z−3(α2 + 3α3) + z−4α3] + z−1x. (C.2)

Similarly, we can proceed to higher-orders.Focusing on the left-hand side of (C.1) and (C.2), we first recall the binomial expansion

(a + b)M =M∑

n=0

(M

n

)aM−nbn, (C.3)

then, the left-hand terms of the M th-order topology will be given as

(1 − z−1)M =

M∑n=0

(M

n

)(−1)nz−n. (C.4)

Therefore, the M th-order system can be expressed in the time-domain as

u(k) =M∑

n=1

(M

n

)(−1)n+1u(k − n) + R(k), (C.5)

where R(k) denotes the remaining terms of the M th-order system which involve the output y(k). To find R(k), wereconsider the terms constituting the right-hand sides of (C.1) and (C.2), where the ith of these terms can be describedin the time-domain as follows:

ith term = (−1)iy(k − i)

M−1∑n=0

(n

i − 1

)αn. (C.6)

Thus, R(k) will be expressed as

Page 14: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054 1053

R(k) =M∑i=1

M−1∑n=0

(−1)i(

n

i − 1

)αny(k − i). (C.7)

Finally, the last integrator output (i.e., the single-bit quantizer input), u(k), in the M th-order �� topology underconsideration is given as

u(k) =M∑

n=1

(−1)n+1(

M

n

)u(k − n) +

M∑i=1

M−1∑n=0

(−1)i(

n

i − 1

)αny(k − i) + x(k − 1).

References

[1] P. Steiner, W. Yang, A framework for analysis of higher-order sigma-delta modulators, IEE Electron. Lett. 44 (1) (1997) 1–10.[2] D.B. Ribner, A comparison of modulator networks of high-order oversampled �� analog-to-digital converters, IEEE Trans. Circuits Syst.

38 (2) (1991) 145–159.[3] C. Dick, F. Harris, FPGA signal processing using sigma-delta modulation, IEEE Signal Process. Mag. (2000) 20–35.[4] N.A. Fraser, B. Nowrouzian, Stability analysis of muliple-feedback oversampled �� A/D converter configurations, IEEE Midwest Symp.

Circuit Syst. 2 (8) (2000) 676–679.[5] N. Wong, T.-S. Ng, State trajectory behavior in high-order, low-pass sigma-delta modulators with distinct NTF zeros, in: IEEE 14th Interna-

tional Conference on DSP ’2002, vol. 2, July 2002, pp. 1053–1055.[6] E. Condon, O. Feely, Nonlinear dynamics of a nonideal sigma-delta modulator with periodic input, in: Proceedings of 2004 International

Symposium on Circuits and Systems (ISCAS ’04), vol. 4, May 2004, pp. 804–807.[7] A. Teplinsky, E. Condon, O. Feely, Driven interval shift dynamics in sigma-delta modulators and phase-locked loops, IEEE Trans. Circuits

Syst. I: Regular Papers 52 (2005) 1224–1235.[8] H.C. Osborne, Stability analysis of N -th power digital phase-locked loop. Part I: First-order DPLL, IEEE Trans. Commun. COM-28 (8)

(1980) 1343–1354.[9] A.C. Thompson, Z.M. Hussain, P. O’Shea, Efficient digital single-bit resonator, IEE Electron. Lett. 40 (22) (2004) 1396–1397.

[10] A.Z. Sadik, Z.M. Hussain, P. O’Shea, Structures for single-bit digital comb filtering, in: Proceedings of the 2005 Asian Pacific Conference onCommunications (APCC 2005), Perth, Australia, October 2005, pp. 545–548.

[11] A.Z. Sadik, Z.M. Hussain, P. O’Shea, A single-bit digital DC-blocker using ternary filtering, in: IEEE TENCON 2005, Melbourne, Australia,November 2005, pp. 1793–1798.

[12] A.C. Thompson, P. O’Shea, Z.M. Hussain, B.R. Steele, Efficient single-bit ternary digital filtering using sigma-delta modulator, IEEE SignalProcess. Lett. 11 (2) (2004) 162–166.

[13] A.C. Thompson, Z.M. Hussain, P. O’Shea, A Single-bit narrow-band Bandpass digital filter, Austral. J. Electr. Electron. Eng. 2 (1) (2005)31–40.

[14] N. Wong, T.-S. Ng, Fast detection of instability in sigma-delta modulators based on unstable embedded limit cycles, IEEE Trans. CircuitsSyst. II: Express Briefs 51 (8) (2004) 442–449.

[15] N. Wong, T.-S. Ng, DC stability analysis of high-order lowpass �� modulators with distinct unit circle NTF zeros, IEEE Trans. CircuitsSyst. II: Analog Digital Signal Process. 50 (2003) 12–30.

[16] H. Wang, On the stability of third-order sigma-delta modulation, IEEE Int. Symp. Circuits Syst. 2 (1993) 1377–1380.[17] J. Zhang, P.V. Brennan, D. Jiang, E. Vinogradova, P.D. Smith, Stable boundaries of a third-order sigma-delta modulator, in: IEEE Southwest

Symposium on Mixed-Signal Design, February 2003, pp. 259–262.[18] R.M. Gray, Spectral analysis of quantization noise in a single-loop sigma-delta modulator with dc input, IEEE Trans. Commun. 37 (6) (1989)

588–599.[19] R. Farrell, O. Feely, Application of non-linear analysis techniques to sigma-delta modulators, IEE Colloq. Signals Syst. Chaos (1997) 4/1–4/6.[20] M. Martelli, Discrete Dynamical Systems and Chaos, Longman, New York, 1992.[21] A.H. Nayfeh, B. Balachandran, Applied Non-Linear Dynamics: Analytical, Computational, and Experimental Methods, in: Wiley Series in

Non-Linear Science, Wiley, New York, 1995.[22] H.C. Osborne, Stability analysis of N -th power digital phase-locked loop. Part II: Second and third-order DPLLs, IEEE Trans. Com-

mun. COM-28 (8) (1980) 1355–1364.[23] Z.M. Hussain, B. Boashash, M. Hassan-Ali, S.R. Al-Araji, A time-delay digital tanlock loop, IEEE Trans. Signal Process. 49 (8) (2001)

1808–1815.

Amin Z. Sadik received the B.Sc. (1983) and M.Sc. degrees (1988) in electrical engineering from theUniversity of Baghdad, Iraq, and Baghdad University of Technology, Iraq, respectively. From 1989 to 1995,he was a researcher at the Scientific Research Council, Baghdad, also a lecturer in the School of ElectricalEngineering, University of Technology, Baghdad, Iraq. From 1995 to 2001 he was a lecturer at the Universityof Salahaddin, Erbil, Iraq, and from 2001 to 2004 he was a lecturer at the University of Al-Balqa, Jordan. He iscurrently finalizing his Ph.D. study at the School of Electrical and Computer Engineering, RMIT University,Melbourne, Australia, where his work on short word-length signal processing has been fully funded by the ARC

Page 15: An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

1054 A.Z. Sadik et al. / Digital Signal Processing 17 (2007) 1040–1054

Discovery Grant entitled “Efficient Signal Processing Using Short Word-Length Techniques.” His research interests include digitalsignal processing and digital communications.

Zahir M. Hussain took the first rank in Iraq in the General Baccalaureate Examinations 1979 with anaverage of 99%. He received the B.Sc. and M.Sc. degrees in electrical engineering from the University ofBaghdad in 1983 and 1989, respectively, and the Ph.D. degree from Queensland University of Technology,Brisbane, Australia, in 2002. From 1989 to 1998 he lectured on electrical engineering and mathematics. In 2001he joined the School of Electrical and Computer Engineering (SECE), RMIT University, Melbourne, Australia,as a researcher then lecturer of signal processing and academic leader of a 3G commercial communicationsproject. In 2002 he was promoted to Senior Lecturer. He has been the senior supervisor for nine Ph.D. students

at RMIT. Dr. Hussain has over 130 technical publications on signal processing, communications, and electronics. His work onsingle-bit processing has recently led to an ARC Discovery Grant. In 2005 he was promoted to Associate Professor and gotRMIT 2004 and 2005 Publication Awards. He is currently the Head of the Communication Engineering Discipline at SECE,RMIT. Dr. Hussain is a member of Engineers Australia, IEE, and a senior member of IEEE. He worked on the technical programcommittees of many conferences and served as a reviewer for many IEEE and Elsevier journals.

Xinghuo Yu received the B.Eng. and M.Eng. degrees from the University of Science and Technology ofChina in 1982 and 1984, respectively, and the Ph.D. degree from South-East University, China, in 1988. Heis a Professor of Information Systems Engineering and the Associate Dean (Research & Innovation) of theScience, Engineering and Technology Portfolio at Royal Melbourne Institute of Technology (RMIT), Australia.He holds a concurrent position of the Director of RMIT Institute for Platform Technologies. Professor Yu hasalso held Visiting Professor positions in City University of Hong Kong and Bogazici University, Turkey, andGuest/Adjunct Professorship in seven Chinese universities. Professor Yu’s research interests include nonlinear

and sliding mode control, intelligent systems and their applications, and industrial information technologies. He has published over300 papers in technical journals, books, and conference proceedings as well as coedited 9 research books. Professor Yu has servedas an Associate Editor of IEEE Transactions on Circuits and Systems Part I (2001–2004) and IEEE Transactions on IndustrialInformatics (2005–present) and 3 other scholarly journals. He has been on the program committees of more than 50 internationalconferences, and a Chair/Co-Chair of VSS00, AI04, Complex04, Complex98, and INDIN05. He will be the General Chair ofIECON ’11 to be held in Melbourne, Australia, in 2011. Professor Yu was the sole recipient of the 1995 Central QueenslandUniversitys (CQU) Vice Chancellor’s Award for Research. He is a Fellow of Institution of Engineers Australia, and was madeProfessor Emeritus of CQU for his significant long term contributions to the university.

Peter O’Shea received the B.E., Dip.Ed., and Ph.D. degrees, all from the University of Queensland. He hasworked as an engineer at the Overseas Telecommunications Commission for 3 years, at University of Queens-land for 4 years, at Royal Melbourne Institute of Technology (RMIT) for 7 years, and at Queensland Universityof Technology (QUT) for 9 years, where he is currently an Associate Professor. He has received awards in Stu-dent Centred Teaching from the Faculty of Engineering and the University President at both RMIT and QUT.His interests are in signal processing for communications, power systems and biomedicine, and reconfigurablecomputing.