29 MODULAR MISSILE BORNE COMPUTERS R. Ramseyer, R. Arnold, H. Applewhite and R. Berg Honeywell Systems and Research Center Minneapolis, Minnesota A The increasing real time signal and data processing loads on-board BMD interceptors cannot be met with currently available and flyable processors. The Modular Missile Borne Computer is being developed to provide a solution to that problem through the use of a collection of microprocessors in a distributed processing system. This paper discusses the Modular Missile Borne Computer's architecture with emphasis on how that architecture evolved from a careful analysis of both the physical constraints and the processing require- ments. The development techniques used .are generally applicable to real-time data processing systems and have resulted in the achievement of one of our most significant design goals. This goal is a modular, flexible, extensible system capable of adapting to evolving BMD problems as well as others where an ultra-high performance distributed processor is desirable. The general objective for the MMBC program is the development of a data processing system which lends itself readily to system growth, reconfiguration and changes in application or environment. Given the constraints and requirements imposed by the .BMD threat, scenarios and environmental considerations, four driving architectural considerations result: • The required processing is real time. • There is a massive quantity.of data and it is received at a rapid rate. • A high degree of modularity, flexibility and potential for growth is desired in MMBC. • MMBC must be capable of performing in an extremely hostile operating environment (e.g. shock, vibration, temperature, nuclear). 229
27
Embed
29 MODULAR MISSILE BORNE COMPUTERS R. Ramseyer, R. …
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
29
MODULAR MISSILE BORNE COMPUTERS
R. Ramseyer, R. Arnold, H. Applewhite and R. BergHoneywell Systems and Research Center
Minneapolis, MinnesotaA
The increasing real time signal and data processing loads on-board
BMD interceptors cannot be met with currently available and flyable
processors. The Modular Missile Borne Computer is being developed
to provide a solution to that problem through the use of a
collection of microprocessors in a distributed processing system.
This paper discusses the Modular Missile Borne Computer's architecture
with emphasis on how that architecture evolved from a careful
analysis of both the physical constraints and the processing require-
ments. The development techniques used .are generally applicable
to real-time data processing systems and have resulted in the
achievement of one of our most significant design goals. This
goal is a modular, flexible, extensible system capable of adapting
to evolving BMD problems as well as others where an ultra-high
performance distributed processor is desirable.
The general objective for the MMBC program is the development of
a data processing system which lends itself readily to system
growth, reconfiguration and changes in application or environment.
Given the constraints and requirements imposed by the .BMD threat,
scenarios and environmental considerations, four driving architectural
considerations result:
• The required processing is real time.
• There is a massive quantity.of data and it is received
at a rapid rate.
• A high degree of modularity, flexibility and potential
for growth is desired in MMBC.
• MMBC must be capable of performing in an extremely hostile
TOTAL DP LOAD IS COMPOSED OFMANY SMALL, INDEPENDENT LOADS
tOO IK IOK 100K 1M 10M IOOM 1000Mi I I . . I I I IHSTPERSEC
CURRENTMICROPROCESSORSTATE-OF-ART
231
MODULAR MISSILE-BORNE COMPUTERS
OBJECTIVE: INVESTIGATE ADVANCED PREPROCESSING TECHNOLOGY & THE APPLICATIONOF MODULAR, FLEXIBLE, EXTENDABLE MICROCOMPUTER ARRAYS TO PERFORMTHE REAL TIME DATA PROCESSING NECESSARY ON BOARD A BMD INTERCEPTOR.
IDS/DP
3GP'S1GNCGP ^
MOSAICSENSOR
4 ARITHMETICALLYENHANCED GP'S
HARDWIREFOCAL PLANEPROCESSOR
RATIONALE:
PREPROCESSING& BULK FILTERING
PULSE MATCH
TRACKING & DISCRIMINATION
GUIDANCE NAVIGATION & CONTROLADVANCES IN INTERCEPTOR & TECHNOLOGY AS WELL AS INCREASINGCOMPUTATION OF BMD FUNCTIONS ON BOARD IMPOSE REQUIREMENTS ON THEDATA PROCESSOR THAT CANNOT BE MET BY CONVENTIONAL COMPUTER ARCHI-TECTURES. MODULAR, FLEXIBLE, AND EXTENDABLE COMPUTER STRUCTURESARE REQUIRED TO MEET THE NEEDS OF THE FLUID AND RAPIDLY EVOLVINGBMD SYSTEMS.
BENEFITS OF MICROPROCESSORS
ALLOW MAXIMUM USE OF LSIC HARDWARE- MINIMIZES SIZE/WEIGHT/POWER/INTERCONNECTS
SPECIAL PURPOSE OPERATION CAN BE ACHIEVED THROUGH MICROPROGRAMMING
SIMULTANEOUS OPERATION OF MANY REAL TIME HARDWARE UNITS DRASTICALLYREDUCES NEED FOR MULTIPROGRAMMING- REDUCED SOFTWARE COST- REDUCED OVERHEAD TIME
ALLOWS MAXIMUM MODULARITY TO BE ACHIEVED WHICH IMPROVES- FAULT TOLERANCE- FLEXIBILITY/ALTERABILITY
232
APPROXIMATECAPABILITIES AND REQUIREMENTS
PROCESSING SECTION
PREPROCESSING ANDBULK FILTERING
DMX TO PULSE
MATCH
PULSE MATCH
TRACKING AND
DISCRIMINATION
GUIDANCE NAVIGATION
AND CONTROL
PROCESSORCONFIGURATION
14 SIMD
(1 TO 3 MIPS EA)
4GPW/SPECIALARITHMETIC(15 MIPS FOR PULSEMATCH; 1 MIPSOTHERWISE)
3GP
(1 MIPS EACH)
1GP
(500 KIPS)
REQUIREMENT
22 MIPS
43 MIPS
151 KIPS
185 KIPS
CAPABILITY
-40 MIPS*
45 MIPS
3 MIPS
500 KIPS
TOTAL CAPACITY 88.5 MIPS
•HIGH THROUGHOUT REQUIRED TO ABSORB OVERHEAD AND SATISFY REAL-TIME RESPONSE REQUIREMENT.
EACH COMPUTER IN MMBC IS "TUNED" TO PERFORM WELL IN ITS AREA OF APPLICATION.E.G., MULTIPLE DATA STREAM PROCESSORS IN BULK FILTERING; PIPELINED, FASTARITHMETIC UNIT IN PULSE MATCH.
CHARACTERISTICS OF HARDWARE MODULES
GENERAL PROCESSING ELEMENT (16 BITS) 1 MIPS
SIMDPE(3ALUS) 3 MIPS
VOA PROCESSOR 15 MIPS/5 MIPS
LOCAL MEMORY (3 PORT RAM)
READ ACCESS TIME 270 ni
WRITE ACCESS TIME 75ns
COMMON BULK MEMORY
READ 375ns
WRITE 140 ns
CYCLE 425 n$
GLOBAL BUS (3 BUSES)
TRANSFER RATE 1 MWOROS/S
1MWORDS/S
CAN HANDLE 40 K TRACKS/SEC/GLOBAL BUS
UTILIZATION 60%
233
CD
CO
£o
o ooc oX QCh- 0-
DC CC< LLIX gCO S
N CO
£9 >
•4 L.
oo
CM
ooCM
NOCM
CM ^CM P
O =
CM Q-
OOOrjoa:
CM
OO
CM
O OO \O ^~CM i—I I—I i—I
CM OO CM
234
LU
LUs1a<t
s
ocLU
sen>-
• ,—L
3s
JS
COCO
LU —'.J "2 <C/> s«> S
£2
iEtt S "j
o"i
fe>- ec
S
^
LUQC
OQC<
g
^UJ
$* ia. S LUS = a:o t <
-»
F
Ul
Js
Uls_
i
z
« £5£
|
1
i f£
I 8t
g
.
J
1 S
PE
CIA
L
i§
1
>- V
[a- PH j^3NI13SVB VJ.VQ
-IS
1
s,
i
1
r~938 iSNI "
I
|
r2
1s II
/
K x x oQ U U C9£ < < -iUJ LU LU <
LU • •
00Eoc3
e>LUK
BC
<
2
LU (-DC ZQ O
S «
ssz
r: <£>cf ^^ce x
z
s >o .OC X
z
z vo^ r-.QC X
Z
1
JL|
1
1I
1l1
|
1
1
11|
1
1|
1
L
—
>—
* •
_
*
i"i,JtiiI1iii
J
^o. — >
\^i"2a. vc
J3<£>
CL. ^
c
c
ba
<
J
'J3b iSNI |
—. _L'1- O — Of Z
^ a o
235
LUDCD
O01
ODC<LUGC
OCO
236
-I << LU
IILU ZJ- CC— LU
< HZ <
l§-J O111 [TDC ^^ O
o
237
V
/
V
/ m(/)CD
_J
1
caV,
En
!
f>
S_l
!
y
\
y
\
238
ooCOUJa.(D
239
0.O
LU
LU
CD
LUOOccQ.
C/33 sLU LU-t t-3 CO
a.u
CO
IItt «
cco
a. rz°<
5 S jJo
co
oCC
«/>
=Lco H-LJJ r-LUCJ
i-iSS S§C3 CO UJ CO
LU CC .ft i__ O Z IMo 8 z ^ o >_. ^ - ~
Q o
<
LU
CO eH 1-j g - a P f=LU C; CO uj CJ 5_l Q =» Q. => ^_j O O O. oc S
CO
0.
cco
O=scc
cc
g<U.cc
CO
CO
ccLU
cc
CJ
" = o. 3 c rf aooo.az^^u .g jc j j i ih^ MHl • ^^ L^
O < < Z < Hu. cc Q o 5E couj ^ oc — >• — co* o n cc I j 22 t 3 z ° S Hf5 °° ^ >• ^ co* co LO co UJ < >.*- «- co < 5 —J co
00
<CO<to.
Oa.
O
CMCM
00CDo>
ccO
Oo
240
ALTERNATIVE CONFIGURATIONS OFMMBC MODULES
4K
ALTERNATIVE CONFIGURATIONS OFMMBC MODULES
s IClOBAlj BUSMS
ClOBAlBUS«S
241
ALTERNATIVE CONFIGURATIONS OFMMBC MODULES
LM
nLAI
u n
CPE
IOC
BIU
MOS
| GLOBALI BUSSES
242
ccOCOCOLLJCJ
OccQ_
CO
LU_JCO
ccooccQ.
LU
tX~-j-
5 KUl I
f
t
t
IM31SASUOSN3S
CO
o
z3u.
243
LJJ
CO
CO
o
CC' CCo
00COLUOODCa.
C/J•3CD_J<tCDO—Iia
<G
LU
CM
e
<rccXLU
CJ
CC
CCoc/jv>LU0oCC
ZcaCO
5
t
244
COCOLJJOoDCQ.
<G
CO
DCLLJ
h-DC<LU
1 t
245
COCOULJCJoccQ_
246
COzoQ.Oo
o
h-Q_O
o
LUfC.
QCC
247
QCOu.z2co
QUJ
LUNCO
XUJ
a.o
CO
2OHQ.O
LLJ_lZ>~Q LLJOQ
to
TJ"k_nx"
co £ " ro CDO o- > ,co Q0 CO O OQ.o in ^ CO ci- •* *( -JO