This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Synergy Group for Front-End Electronics and DAQ (SGFD)http://www.gsi.de/fair/experiments/NUSTAR/WGs/FEE-DAQ/http://www.gsi.de/fair/experiments/NUSTAR/WGs/FEE-DAQ/
i. Integration• FAIR Infrastructure • controls coupling• interconnects to other detection systems e.g. AGATA
ii. Standardisation, Flexibility • free coupling of different DAQ systems• interconnects for triggers and control signals • modularity of the system (local triggers / timestamps)• ‚look and feel‘ controls framework
iii. Standardisation, Synergies • Digitization & digital signal proccessing FPGA, DSP boards• Front End Electronics ASICS
Interface definitions .
Integration, Interoperability, andIntegration, Interoperability, and ModularityModularity
1. checking setup (hardware, systems)2. system initialisation3. system parameter setting 4. monitoring (analog/digital) and safety
• C&C loops: C&C loops: Settings Settings Raw Data, preanalyzed data, analized data Raw Data, preanalyzed data, analized data• procedure: calibration, optimization, monitoring, stabilisationprocedure: calibration, optimization, monitoring, stabilisation• eg PID : identification figure-of-merit eg PID : identification figure-of-merit variation of parameters variation of parameters
tight integration, hierarchic in data treatmenttight integration, hierarchic in data treatment First implementations: digital signal processingFirst implementations: digital signal processing with f-o-m determination with f-o-m determination
(timing, n-gamma) @ KVI(timing, n-gamma) @ KVI
EXL & R³B DAQ / H.Simon
System design for iii:
Needed: Intermediate steps for R³B and EXL/R³B Demonstrators: timeline now !
„Available from the shelf“: e.g. AMS-02 readout: low power VA64_hdr.9a (Ideas)AMS-02 readout: low power VA64_hdr.9a (Ideas) 0.7 mW/ch, correct channel count …0.7 mW/ch, correct channel count … others: others: Ians talk
But: But: ¬ ¬ triggering and sparsification/readout speed !triggering and sparsification/readout speed !
Front End Electronics
EXL & R³B DAQ / H.Simon
R³B precursor: extended experimental Setup at Cave C
For 2007:
proton tracking behind magnet with drift chambers (100×80 cm2)resolution ~200 m
p 16 mm
For 2007: proton tracking around the target with Si-strip detectors
EXL & R³B DAQ / H.Simon
Vertex reconstruction for ions and protons
41 × 72 mm2 , strip pitch about 100m
Dynamic range – 100 keV - 14 MeV
Front of the SSD
FEEAMS(-02) readout:e.g. NIM A 439 (2000) 53
6+10 read out 2*5(320) + 6(384) VA_hdr.AMS64 resp. 9a chips IDEAS/Norway
SIDEREM NIM module
EXL & R³B DAQ / H.Simon
VA_S1320 ch
VA_S2320 ch
VA_K384 ch
HCC
HCC
S
K
J. Hofmann, W. Ott, N.Kurz (GSI)
12 Bit ADC ca. 80 s readout time (5MHz) DSP TMS320VC6414 (TI)FPGA Virtex-4 LX25 (Xilinx)
SIlicon Strip DEtector REadout Module (SIDEREM)
EXL & R³B DAQ / H.Simon
SIDEREM systemJ. Hofmann, W. Ott, N.Kurz (GSI)
EXL & R³B DAQ / H.Simon
Proton Driftchamber FEE
GTB BusPiggy back
PNPI St Peterburg
PNPI
Fermilab
ASDQ block diagramme
EXL & R³B DAQ / H.Simon
System integration via GTB piggy back
L. Uvarov, V. Golovtsov, V. Yatsura, A. Kandzadeev (PNPI)Ch. Wimmer, Ch. Müntz, J. Stroth (UNI Frankfurt) J. Hofmann, W. Ott, N.Kurz (GSI)
• Cable connections over distances up to 100m. • Screened 50 wires cable, 50 pin Mini-Ribbon connectors.• Single master, up to 15 slaves for GTB32 configuration.• Data rates up to 25 Mbytes/s.• Differential transfer, address and data are multiplexed.• 16 or 32 bit address and data width.• Access to slaves via Token or direct Addressing
GTB features:
EXL & R³B DAQ / H.Simon
SAM/GTB readout setupJ. Hofmann, W. Ott, N.Kurz (GSI)
Architecture: 128 channel data driven charge sensitive front end
Front end for either polarity input signals:
Charge sensitive pre-amp
Fast analogue shaper as timing channel: init peak detector, timestamp
Slow analogue shaper as energy channel with peak detection
Readout: de-randomizing analogue energy and digital time stamp (2ns resolution) FIFO 2D-spatial information through X-Y-coincidence possible background suppression through spectroscopic window resolution enhancement through center of gravity determination de-randomizing robust and self sparsifiing readout strategy (token ring).
AMS 0.35 microns
EXL & R³B DAQ / H.Simon
Specifications for DETNI-ASIC as of 19.06.04
Property Spec agreed upon Gd/Si-MSD Gd/CsI-MSGC B-CASCADE GEM
channel pitch 50 µm 50 µm Arbitrary arbitrary
input capacitance Cin 30 pF 10....15 pF or
rather 25pF ?
23 pF X
40 (33)pF Y
10....30pF
Tp timing channel 30 ns
T energy channel T5% = 650 ns Def: Peak is above 5% no longer than T5%