1 DESIGN OF A GENERAL PURPOSE DIGITAL LOGIC TESTER AND ITS IMPLEMENTATION IN FPGA Lopamudra Kundu Reg. No. :- 0033479 of 2002-2003 Roll No.:- 91/RPE/060002.

1

DESIGN OF A GENERAL PURPOSE DESIGN OF A GENERAL PURPOSE DIGITAL LOGIC TESTER AND ITS DIGITAL LOGIC TESTER AND ITS IMPLEMENTATION IN FPGAIMPLEMENTATION IN FPGA

Lopamudra Kundu

Reg. No. :- 0033479 of 2002-2003

Roll No.:- 91/RPE/060002

Koushik Basak

Reg. No. :- 0033425 of 2002-2003

Roll No.:- 91/RPE/060011

2

Hardware testing: Why & HowHardware testing: Why & How ??

• Verification of circuit functionality

• Detection of faults, if any Manufacturing fault Stuck-at model

• Manual testing using several techniques

3

Automation of TestingAutomation of Testing

• Limitations of Manual Testing

Circuit may be too large Number of circuits to be tested may be huge

• Advantages of Automation Testing

High speed process Reliable

4

Design Layout of Logic Tester Design Layout of Logic Tester

• Tester

• Device under test

• Display

5

Block Diagram of Logic TesterBlock Diagram of Logic Tester

6

Software Aspect of DesignSoftware Aspect of Design

• Tester Memory (Stimulus &

Response)

• Device Under Test

7

• 4-bit magnitude comparator Compares two 4-bit numbers A and B Gives three outputs corresponding to A>B,

A=B & A<B

• 9’s complement of 4-bit number Subtraction by addition Each digit of a decimal number subtracted

from 9 gives the 9’s complement of the number.

Device Under TestDevice Under Test

8

Flow Chart of MagnitudeFlow Chart of Magnitude Comparator Comparator

9

Flow Chart of 9’s ComplementFlow Chart of 9’s Complement

10

Simulation of DUT & TestingSimulation of DUT & Testing• Stimuli are fetched from the memory

sequentially and input to DUT

• Output of DUT is compared with the corresponding response stored in the memory

• If they tally LED1 glows, otherwise LED2 glows

11

Hardware Aspect of DesignHardware Aspect of Design

• Field programmable gate array

• Different components of FPGA

RS 232 serial port Clock source LED

12

Key Components of FPGAKey Components of FPGA

13

Xilinx Spartan-3 Starter Kit BoardXilinx Spartan-3 Starter Kit Board

14

Algorithm of Hardware TesterAlgorithm of Hardware Tester Programmed in VHDL Programmed in VHDL

Step 1: Store n = number of stimuli in array A

Step 2: Store n = number of responses in array B

Step 3: Down convert the system clock to 1Hz

Step 4: Assign i=1

Step 5: While i<=n Go to step 6 End

15

Step 6: Arrival of a clock pulse Ai goes to the input of DUT

Step7: Clear C Store DUT output in C

Step8: Compare C and Bi

Step 9: Check (C=Bi)? a) Yes: X=1,Y=0 b) No: Y=1, X=0

Contd.Contd.

16

Contd.Contd.

Step 10: If X=1 Glow LED1 If Y=1 Glow LED2

Step 11: i=i+1

Step 12: Go to step 5

17

Results and ConclusionsResults and Conclusions• DUT simulated by set of

stimuli stored in the memory

• Output compared with the stored response

If they tally LED1 glows If they don’t tally LED2

glows

18

Further Scopes of DevelopmentFurther Scopes of Development

• Test Vector Generation

• MicroBlaze

19

Test Vector GenerationTest Vector Generation

• Reduction of number of stimuli required to test a DUT

Path sensitizing technique

Random test

20

MicroBlaze ArchitectureMicroBlaze Architecture

21

Tester Using MicroBlazeTester Using MicroBlaze

22

Thank YouThank You