Sense Amplifiers and Latches - Stanford Universityabbas/group/papers_and_pub/... · 1999. 7. 30. · CK VBIAS VREF S3 STORE DUMP S2 S1 S0 FEEDBACK M15 M16 M17 M14 M13 M12 M11 M9 M10
Post on 04-Feb-2021
1 Views
Preview:
Transcript
Sense Amplifiers and Latches
Row
Add
ress
Dec
oder
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
PixelBlock
WORD
BIT
dTInput Output
DUMP
STORE
CK
S0
Quarter Bit Plane Read OutWindow
CK
VBIAS
VREF
DUMPSTORES3
S2
S1
S0
FEEDBACK
M17M16M15
M14
M13
M12
M11
M10M9
M8
M7M6
M5
M4
M3
M2
M1
D3
D2
D1
D0
PHOTODIODES AND 4:1 MUX
WORD
BIT
1 BIT D/A
1 BIT A/D
0 0.2 0.4 0.6 0.8 1
x 10
0
1
2
3
Time (ms)
!CK
(vo
lts)
0 0.2 0.4 0.6 0.8 1
x 10
0
1
2
3
4
Time (ms)
Pix
el O
utpu
t (vo
lts)
top related