This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Synchronous-Buck Converter Circuit
• Synchronous-Buck Converter Circuit
• Test Setup
• Test Circuit
• Synchronous-Buck Controller
• MOSFET: TPC8014
• Inductor L1: Würth Elektronik Inductor
• Capacitor C9: 820uF (25V)
• Switching Waveform
• High Side MOSFET(QH): VGS, VDS, ID
• Low Side MOSFET(QL): VGS, VDS, ID
• Gate Drive Signal
• VIN-VOUT
• VOUT,RIPPLE
• Output Inductor Voltage and Current
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 1
Synchronous-Buck Converter Circuit
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 2
Duty Cycle (D)
≈ Vin/Vout,
D = 0.368
Test Setup
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 3
Test Circuit
Power Supply:
VCC 12VVIN 5V
Measurement Waveform
Test Circuit Schematic
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 4
Synchronous-Buck Converter using TPS5618 controller from Texas Instruments
Test Circuit (Breadboard)
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 5
Controller
Q1
Q2
Test Circuit (Top View)
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 6
L1
C9
C10
Controller
Synchronous-Buck Controller (1/2)
Synchronous-Buck Controller Circuit with IC
TPS5618 from Texas Instruments
Synchronous-Buck Controller Block Model
(Open Loop Setting)
• The Syn-Buck_Ctrl is a block model that generates gate drive pulse signal to control MOSFET
switches of the Synchronous-Buck Converter. The duty cycle, switching frequency, and the
switching dead-time are input into the model to match the real circuit.
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 7
HIDR
LODR
High side gate driver
Low side gate driver
Synchronous-Buck Controller (2/2)
V1
TD = {1/FREQ}
TF = 1n
PW = {D/FREQ}PER = {1/FREQ}
V1 = 0
TR = 1n
V2 = 1.709
PARAMETERS:
FREQ = 152kHz
D = 0.36
tdly = 80n
0
Rdly 1
1k
N4
CHDR
1nCdly 1
{tdly /1k}
00
Rdly 2
1k
N3
0
Cdly 2
{tdly /1k}
HDR
LDR
N1
U1AND2_ABM
VOH = 12VOL = 0
DclmpDHDR1
U2AND2_ABM
VOH = 8VOL = 0
N2
N5
Dclmp
DHDR2
N7
RHDR10.01
U5INV_ABM
VOH = 1.709VOL = 0
RHDR20.01
N6
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 8
Pulse
Control
Signal
Dead-time
generator
The Syn-Buck_Ctrl Equivalent Circuit
Parameters
• FREQ = Switching frequency, set to match
the measurement switching frequency.
• D = Duty Cycle, calculated by D≈VOUT/VIN
• tdly = HDR and LDR dead-time, the tdly is
set to match the measurement dead time
value.
Gate drive signal (measurement)
1/frequency
Dead-time, the time
when QH and QL
are both off
MOSFET: TPC8014 (1/2)
All Rights Reserved Copyright (C) Bee Technologies Corporation 2011 9
TPC8014 LTSpice Symbol
Device mounted on an epoxy board
*$
*PART NUMBER: TPC8014
*MANUFACTURER: TOSHIBA
*VDSS=30V, ID=11A
*All Rights Reserved Copyright (c) Bee Technologies Inc. 2011