-
7/21/2019 MPMC PPT-1
1/23
MPMC PPT 1SEC-B
-
7/21/2019 MPMC PPT-1
2/23
ARCHITECTURE OF 8051
-
7/21/2019 MPMC PPT-1
3/23
BLOCK DIAGRAM OF 8051MC
-
7/21/2019 MPMC PPT-1
4/23
ACCUMULATOR, B REGISTERS& STACK POINTER
-
7/21/2019 MPMC PPT-1
5/23
DATA POINTER
-
7/21/2019 MPMC PPT-1
6/23
PROGRAM STATUS WORDREGISTER AND STACK POINTER
-
7/21/2019 MPMC PPT-1
7/23
INTERNAL ARCHITECTUREOF RAM
-
7/21/2019 MPMC PPT-1
8/23
INTERNAL ARCHITECTURE OFRAM
-
7/21/2019 MPMC PPT-1
9/23
INTERNAL ARCHITECTURE OF RAM
-
7/21/2019 MPMC PPT-1
10/23
INTERNAL ARCHITECTURE OF RAM
-
7/21/2019 MPMC PPT-1
11/23
PIN DIAGRAM OF 8051
-
7/21/2019 MPMC PPT-1
12/23
PIN DIAGRAM OF 8051
-
7/21/2019 MPMC PPT-1
13/23
SPECIAL FUNCTION REGISTERSOF 8051
-
7/21/2019 MPMC PPT-1
14/23
-
7/21/2019 MPMC PPT-1
15/23
8051 OSCILLATOR CKT
-
7/21/2019 MPMC PPT-1
16/23
TIMERS- Tim! 0 & Tim! 1
-
7/21/2019 MPMC PPT-1
17/23
TIMER 1
-
7/21/2019 MPMC PPT-1
18/23
TMOD
T1M1 T1M0 Mode Description
0 0 0 1"-#i$ $im!0 1 1 1%-#i$ $im!
1 0 8-#i$ '($)-!*)'+
1 1 " S*i$ m)+
-
7/21/2019 MPMC PPT-1
19/23
TCON
TF1#i$ i '($)m'$i.'**/ $ ) $Tim! 1 )2!3)4TR1#i$ '#* $ Tim! 1
1- Tim! 1 i '#*+
0- Tim! 1 i +i'#*+TF0#i$ i '($)m'$i.'**/ $ ) $Tim! 0 )2!3)4TR0#i$ '#* $ $im! 0
1- Tim! 0 i '#*+0- Tim! 0 i +i'#*+
-
7/21/2019 MPMC PPT-1
20/23
-
7/21/2019 MPMC PPT-1
21/23
-
7/21/2019 MPMC PPT-1
22/23
-
7/21/2019 MPMC PPT-1
23/23
