Top Banner
Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI Design), M.Tech (Computer Science & Engineering), M.Tech (Computer Science ), M.Tech (Embedded Systems),M.Tech (Wireless & Mobile Communications) & M.Tech. (Electrical Power Engineering) Mandatory Disclosure updated December 31 st 2012 1 AICTE File No. 730-50-367(E)/ET/2001 Date & Period of last approval 2012-13 EoA Corrigendum 30/11/2012 2 Name of the Institution CVR COLLEGE OF ENGINEERING Address of the Institution Vastunagar, Ibrahimpatan, R. R. Dist. City & Pin Code R R District & 501 510 State / UT Andhra Pradesh Longitude & Latitude 17 22 ¢ 31¢¢ N , 78 28 ¢ 27¢¢ E Phone number with STD code 08414252222 / 252369 / 252396 FAX number with STD code 08414252396 Office hours at the Institution 9:15 A.M. to 3.45 P.M. Academic hours at the Institution 9:15 A.M. to 4:00 P.M. Email [email protected] Website http://cvr.ac.in Nearest Railway Station(dist in Km) Kachiguda Railway Station (25 Kms.) Nearest Airport (dist in Km) Rajiv Gandhi International Airport, Shamshabad (35 Kms) 33 Type of Institution Private-Self Financed Category (1) of the Institution Non Minority Category (2) of the Institution Co-Ed 4. Name of the organization running the Institution Cherabuddi Education Society Type of the organization Society Address of the organization Administrative Office, 2-2-1105/9/2, Tilak Nagar, Hyderabad 500 044 Registered with Office of Registrar of Societies, Hyderabad Registration date 22.01.1999 Website of the organization http://cvr.ac.in 5 Name of the affiliating University Jawaharlal Nehru Technological University Hyderabad Address Kukatpally, Hyderabad 500 085, Andhra Pradesh (India) Website http://jntu.ac.in
240

Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Feb 14, 2017

Download

Documents

HaAnh
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI Design), M.Tech (Computer

Science & Engineering), M.Tech (Computer Science ), M.Tech (Embedded Systems),M.Tech

(Wireless & Mobile Communications) & M.Tech. (Electrical Power Engineering)

Mandatory Disclosure updated December 31st 2012

1 AICTE File No. 730-50-367(E)/ET/2001

Date & Period of last approval 2012-13 EoA Corrigendum

30/11/2012

2 Name of the Institution CVR COLLEGE OF ENGINEERING

Address of the Institution Vastunagar,

Ibrahimpatan, R. R. Dist.

City & Pin Code R R District & 501 510

State / UT Andhra Pradesh

Longitude & Latitude 17° 22¢ 31¢¢ N , 78° 28¢ 27¢¢ E

Phone number with STD code 08414–252222 / 252369 / 252396

FAX number with STD code 08414–252396

Office hours at the Institution 9:15 A.M. to 3.45 P.M.

Academic hours at the Institution 9:15 A.M. to 4:00 P.M.

Email [email protected]

Website http://cvr.ac.in

Nearest Railway Station(dist in Km) Kachiguda Railway Station (25 Kms.)

Nearest Airport (dist in Km) Rajiv Gandhi International Airport, Shamshabad (35 Kms)

33 Type of Institution Private-Self Financed

Category (1) of the Institution Non Minority

Category (2) of the Institution Co-Ed

4. Name of the organization running

the Institution

Cherabuddi Education Society

Type of the organization Society

Address of the organization Administrative Office, 2-2-1105/9/2, Tilak Nagar,

Hyderabad – 500 044

Registered with Office of Registrar of Societies, Hyderabad

Registration date 22.01.1999

Website of the organization http://cvr.ac.in

5 Name of the affiliating University Jawaharlal Nehru Technological University Hyderabad

Address Kukatpally, Hyderabad – 500 085, Andhra Pradesh (India)

Website http://jntu.ac.in

Page 2: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Latest affiliation period

Permanent Affiliation for a period of 5 Years , up to 2013-14

Autonomous Status Granted by JNT University from the Academic year

2011-12 for a period of 3 years.

66 Name of Principal /Director Dr. A. D. Rajkumar

Exact Designation Principal

Phone number with STD code 08414–252396

FAX number with STD code 08414–252396

Email [email protected]

Highest Degree Ph.D.

Field of specialization Electrical Engineering & Power Systems together with Micro Processor and Power

Electronics Application

7 Governing Board Members

1. Dr. Cherabuddi Raghava, President of the Society & Non-Resident Indian

Chairman

2. Dr. C. Ramaiah, Retired Principal of A.P. Government Residential Degree

College, & currently the Hon’ble M.L.C. and Member of Executive Committee of

the Society.

Vice-Chairman

3. Mrs. C Sujana, is a BE (CSE) and MS (Computer Science, USA). She was most

recently a Technical Lead with Cisco Systems, Bangalore, the world's leading

Internet infrastructure provider. She is an expert in Internet Security Association

Key Management Protocol, IP Security, Certificate Authority and VPN

technologies - MPLS VPNs and remote-access VPNs

Member

4. Prof. Pannalal was most recently the Registrar of Osmania University. Earlier, he

was a Professor at the Department of Business Management, College of

Commerce and Business Management, Osmania University.

Member

5. Dr. P. Narasimha Reddy, Director of Sreenidhi Institute of Science and

Technology, Yamnampet, RR District.

Member

6. Dr. C. Madhusudana Reddy, Retired Professor and Head of Business

Management, Osmania University.

Member

7. Sri C. Dayakar Reddy, Managing Director of Moschip Semiconductor

Technologies Limited, Hyderabad.

Member

8. The Regional Officer, SCRO of AICTE Ex-officio Member

9. The Nominee of JNT University Ex-officio Member

10. The Nominee of Commissioner of Technical Education, Government of Andhra

Pradesh.

Ex-officio Member

11. Dr. K. Rama Sastri, former Professor of Civil Engineering, former Registrar and

Rector of JNT University.

Principal of CVR College of Engg., during Aug., 2002 to 16th Aug., 2007.

Director of CVR College of Engg., from 17th Aug., 2007

Member representing

teachers’ of the

College

12. Dr. K.V. Chalapati Rao, former Dean, Faculty of Engineering, Professor & Head,

CSE Dept. of Osmania University.

He was also the Principal of CVR College during Aug., 2007 to Jan., 2008

Presently Professor of CSE and Dean of Computer Science & Informatics of CVR

College of Engineering.

Member representing

teachers’ of the

College

13. Dr. A.D. Rajkumar, former Dean, Faculty of Engineering, Osmania University.

Principal of CVR College of Engineering from 1st Feb., 2008

Member & Convenor

Frequency of meetings & date of last

meeting

Twice in an year, Last meeting was held on 17/11/2012

Academic Advisory Body

Page 3: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

88

Frequency of meetings & date of last

meeting

The College Academic Committee is the Advisory Board. The Dean, Directors, Heads of

the Departments and Professors are the members of the College Academic Committee

(CAC). CAC is responsible for matters of discipline, enquiry committees, cases of

condonation and detention.

Meeting of CAC is held three to four times in a year 11-04-2012 was the date of last

meeting

.

9 Organisational Chart

110 Student feedback mechanism on Institutional Governance/faculty performance

Student Feedback on Institutional Governance/faculty performance

Ø Twice in every semester, standard feedback proformas are circulated to each student by the Head of the Department and the

feedback is collected in the presence of the Teacher, not concerned to the subject. Then, the Head of the Department

analyses the feedback forms and comes out with critical cases like non-coverage of syllabus, interaction of the student and

faculty performance etc. Necessary steps are taken for efficient functioning by the Staff Member. However, the feedback

forms are normally not utilized for any severe penalty. They are only utilized for cautioning the faculty for improving their

skills.

Ø There is self assessment by individual faculty member. Remarks of Head of the Department and Principal are available.

Necessary follow up action will be taken wherever necessary. Mechanism/Norms & Procedure for democratic/good Governance

Ø Head of each Department will have all the academic and administrative freedom for smooth functioning of the theory and

laboratory classes and discipline in each department.

Ø At the end of every month, the attendance particulars are communicated to all the parents and also displayed on notice

boards..

Ø At the end of each Internal examination, the marks are communicated to the parents. Wherever the attendance of student is

bad/ poor, parents are informed by registered letter or through a college messenger, to see that the parents are fully aware

of the performance of the student.

Ø There are financial powers decentralized in purchases for equipment/ maintenance.

Ø Liberal encouragement for higher studies like M.Tech., Ph.D. etc., with financial incentives.

President & Chairman

Principal

Heads of Departments

Academic Class work Student

Affairs

Administration Department

Professors / Examinations

Internal

University

Vice Principal

Exam

Administration

Students Affairs

Director / Dean

Assigned Duties

Page 4: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Nature and Extent of involvement of faculty and students in academic affairs/ improvements:

Faculty meeting is held twice in a semester at the beginning and at the end. Heads of the Departments meeting is convened at least

twice a month.

Faculty are involved in Timetable, Lab Incharge to procure and maintenance of Laboratory. There are three faculty members as

Incharge of examinations called Coordinators of Examinations. There is an Advisor for IEEE, ISTE etc

Students Involvement: Students are involved in all the Student functions like College Day, Technical Paper Conference, News Letter

etc. Students are liberally encouraged to give feedback of each subject at the end of the semester. Library Committee, Sports

Committee, Anti-Ragging Committee, Technical Forum, IEEE & ISTE, will have students representatives

11

Grievance redressal mechanism for faculty, staff and students

As per the University directions based on UGC communication, the College constituted Grievance Redressal Cell (Women) headed

by a senior women faculty member as Chairperson. It consists of five members with one male member. This was well circulated and

displayed on the Notice Boards for wide publicity. There are Disciplinary Action Committees for any misbehaviour of the Students.

Compliant boxes have been displayed at two prominent points. At the end of the day, the boxes are opened by the Assistant Registrar

of the College. All the complaints lodged are given serial number and registered in the compliant register, in the presence of the

Principal / Vice-Principal. Follow-up action is taken with the instructions of the Principal

12 Name of the Department* Department of Computer Science & Engineering (CSE)

Course Computer Science & Engineering (CSE)

Level UG

1st Year of approval by the Council 2001

CAY 2012-13

CAY-1 2011-12

CAY-2 2010-11

Year wise Sanctioned Intake 180 120 120

Year wise Actual Admissions 180 120 120

Cut off marks – General quota 14067 10237 9073

% Students passed with Distinction Now in Final Year 57 58

% Students passed with First Class Now in Final Year 47 57

Students Placed Now in Final Year 67 100

Average Pay package, Rs./Year Now in Final Year 4 Lakhs 3.5 Lakhs

Students opted for Higher Studies Likely 40 45 40

Accreditation Status of the course Accredited

Doctoral Courses No

Foreign Collaborations, if any Wayne State University, U S A

Professional Society Memberships

All the students are members of Indian Society of Technical Education (ISTE). Dept

has professional society

Page 5: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Professional activities

Department organizes technical competitions like Essay writing, debate etc under ISTE. Department encourages paper

presentation in student conferences at other institutions. Known for participating every year in I-Talent competitions held at

Chennai by CII. The following are the students who published technical papers over last three years

Memorandum of Understanding (MoU) with IIIT-Hyderabad :

CVRCE entered into a Memorandum of Understanding (MOU) with the Indian Institute of Information Technology,

Hyderabad (IIIT-H) in May 2009. As part of the agreement, the College deputed four staff members for participating

in the IT certificate course, EQUITEEC (Enhancing Quality of IT Education in Engineering Colleges), a program

sponsored by the Ministry of Communication and Information Technology (MCIT) and IIIT-H. The course is being

conducted as a residential programme for a period of three and half months (from 18th May to 30th August 2009).

The course content includes 80 modules each of 2 hours duration, covering the areas Object - Oriented

Programming, Data Structures, Computational Thinking, Linux and IT Workshop & Soft Skills. The approach

adopted is ‘Learning by Doing’ with digital content and mentors for providing guidance. The four staff members

sponsored from CVRCE, will subsequently train students of CVRCE

The following faculty members have been trained in the program:

1. Mr. B. Suraj Aravind, M.Tech. from Dept. of Informatics

2. Mr. G. Santosh Kumar, MCA from Dept. of Informatics

3. Mr. B. Shailesh, MCA from Dept. of Informatics

4. Mr. J. Vamshi Vijay Krishna, B.E. from Dept. of Information Technology

IIIT, Hyderabad, encourages implementation of the above training programme to the students. 60 Final Year

MCA Students have been involved to work on five modules by creating a separate Computer Lab with 60 systems. The

programme has commenced on 17th August to go up to February, 2010. The students work on alternate days for 2 hours. IIITH

involves two Mentors periodically with the programme and also will supply additional software with the advancement of the

programme. All the students will receive certificates from IIITH.

IBM Certification:

A training programme on DB-II was conducted for three days on 1st, 2nd and 3rd February, 2010 for the students

of B.Tech. III Year CSE & IT. Exam will be held on 18/2/2010 towards IBM Certification.

ADOBE FLEX Certified Programme:

The programme was conducted by GENESIS. It was a five day programme held twice during November, ’09 involving

140 students in two batches of 70 each, for the students of III Year CSE, IT & MCA. All the students were given

certificates by ADOBE FLEX.

VIDEO lectures for the staff of CSE and IT from Open Courseware of MIT and Googletech is a continuous process

weekly for the departments of CSE, IT & MCA.

MoU with EMC Academy :

The College has entered into MoU with EMC Academy for staff training and interaction on ‘Storage Technology

Foundation’ at CVR College. Based on the deliberations, CVR College & EMC Academy have decided to work for

staff training on ‘Storage Technology Design & Management’ with EMC Academy.

Two staff members from CSE Department have been deputed to participate in EMC Academy organized programme

at Holy Mary Institute of Technology for one week. Final year students are encouraged to conduct project in the

areas of Storage Technology.

A 40 hour lecture programme is going on from 18th January to 27th February 2010 on Storage Area

Networks involving students of B.Tech. III Year CSE & IT as a continuation activity

MoU with Wipro

To organize Campus Connect training programs for the students of B.Tech II and III years as a continuous

program

Consultancy activities --

Page 6: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

M.Anvitha, K Bandhavi, S Deeksha, S Kaushik, M S Keerthana, Ashok Anand, Shaik Mohammed Ateeb,

M Nikitha, S Payal, Pranathy B, Rohini, Sahitha S, Sayalee P, Sruthi, Soumya, J Sravani, A Sumalatha, P

Tejaswee, P Vivek, S Vivek, K Amarnath, M Anvitha, K Dushyanth Vihari, Neha,Rohith, M Sai Keerthi,

Sayalee, Sruthi D, S Srdihar, V Surya Teja, P Tejaswee, P Vaishnavi, Gowthami, Amarnath, Kavitha Rao,

Santhosh Kumar, Sri Charan, M Sai keerthi, P Vivek, Rohith Reddy, B Sandeep, B Sangeetha, K

Siddharth, B Srilatha, Anoop Raj, S Deeksha, K Harish, Mounika Mamatha, Rohini Sree K, Sruthi D,

Siddharth D, Patil Rohini, L Dileep Kumar, Shashank T, V Pramod, B Sangeetha, B Naveen, B Chandra

Shekar, L Dileep, Dushyanthi, V Aishwarya, P Vaishnavi, M Nishitha, K Harish Goud, S Sridhar, Padma

Sravya,

Grants fetched There is internal funding of Rs.40,000/- per year to start with encouraged by

Management for R&D activities, Mini projects etc.,

Distinguished Alumni

1.Mr.Bala Murali Krishna of 2011 Batch did M.Tech IIT Rurkhe based on GATE Score and joined

Microsoft India .

2. The following students 2012 passedout have been placed in various companies.

Name of the Department* Department of Computer Science & Engineering (CSE)

Course M.Tech Computer Science & Engineering

Level PG

1st Year of approval by the Council 2007

Year wise Sanctioned Intake

2012-13 2011-12 2010-11

36 36 18

Year wise Actual Admissions 36 36 18

Cut off marks – General quota 16368 936 9322

% Students passed with Distinction Presently in Ist year Presently in IInd year 4

% Students passed with First Class Presently in Ist year Presently in IInd year 1

Students Placed N/A N/A

Average Pay package, Rs./Year N/A N/A

Students opted for Higher Studies N/A N/A -

Name of the Department* Department of Computer Science & Engineering (CSE)

Course M.Tech Computer Science (CS)

Level PG

1st Year of approval by the Council

2010

2012-13 2011-12 2010-11

Year wise Sanctioned Intake 18 18 18

Year wise Actual Admissions 13 17 18

Page 7: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

141

4 Admission quota#

Entrance test / admission criteria EAMCET

Cut off / last candidate admitted 131985 85925 91993

Fees in rupees

2012-13

71600

2011-12

31000

2010-11

31000

Number of Fee Waivers offered -

Admission Calendar

B.Tech. II Year I & II Sem (Reg.) (212-13)

S.No EVENT DATE & DAY Duration

1 Commencement of Class-work 02.07.2012 (Mon)

2 1st Spell of Instructions 02.07.2012 (Mon) to 25.08.2012 (Sat)

8 Weeks

3

1st Mid Term Examinations**

Timings: 10.00 am to 11.30 noon (Forenoon Session)

2.00 pm to 3.30 pm (Afternoon Session)

27.08.2012 (Mon)

01.09.2012 (Sat) 1 Week

4

2nd Spell of Instructions

Timings: 10.00 am to 11.30 noon (Forenoon Session)

2.00 pm to 3.30 pm (Afternoon Session)

03.09.2012 (Mon) to

26.10.2012 (Fri) 8 weeks

5

2nd Mid Term Examinations**

Timings: 10.00 am to 11.30 noon (Forenoon Session)

2.00 pm to 3.30 pm (Afternoon Session)

29.10.2012 (Mon) 03.11.2012 (Sat)

1 Week

6 Preparation and Practical Examinations 05.11.2012 (Mon) to

17.11.2012 (Sat) 2 weeks

7 End Semester Examinations (Regular) 19.11.212 (Mon) to

01.12.2012 (Sat) 2 Weeks

8 Supplementary Exams of B.Tech. I Year 03.12.2012 (Mon) to

15.12.2012 (Sat) 2 Weeks

9 Commencement of Class work for B.Tech II Year II Sem 17.12.2012 (Mon)

10 1st Spell of Instructions 17.12.2012 (Mon)

09.02.2013 (Sat) 8 weeks

11 1st Mid Term Examinations * * Timings: 10.00 am to 11.30 noon (Forenoon Session)

2.00 pm to 3.30 pm (Afternoon Session)

11.02.2012 (Mon)

16.02.2013 (Sat) 1 Week

12

2nd spell of instructions**

Timings: 10.00 am to 11.30 noon (Forenoon Session) 2.00 pm to 3.30 pm (Afternoon Session)

18.02.2013 (Mon) to

13.04.2013 (Sat) 8 weeks

13

2nd Mid Term Examinations**

Timings: 10.00 am to 11.30 noon (Forenoon Session) 2.00 pm to 3.30 pm (Afternoon Session)

15.04.2013 (Mon) to

04.05.2013 1 week

14 Preparation and Practical Examinations 22.04.2013 (Mon) to

04.05.2013 (Sat) 2 weeks

Cut off marks – General quota 615 18584

1142

% Students passed with Distinction Presently in Ist year Now in IInd Year

% Students passed with First Class Presently in year Now in IInd Year

Students Placed N/A N/A

Average Pay package, Rs./Year N/A N/A

Students opted for Higher Studies N/A N/A -

Page 8: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

15 End Semester Examinations (Regular) 06.05.2013 (Mon) to

18.05.2013 (Sat) 2 weeks

16 Supplementary Exams of B.Tech. I Year & II-I Sem 20.05.2013 (Mon) to 01.06.2013 (Sat)

2 Weeks

17 Summer Vacation 02.06.2013 (Mon) to

30.06.2013 (Sun) 4 weeks

18 Commencement of Class work for III Year _ I Sem for the academic year 2013-14

01.07.2013 (Mon)

Midterm examinations are to be conducted during both forenoon and afternoon sessions and they are to

be completed within 3 working days as per the schedule given above. All the midterm examinations shall be of both objective (20 Mts) and subjective type (60 Mts) as per the

academic regulations. Extra classes may be conducted if required to cover the entire syllabus.

Academic Calendar for B.Tech. I - Year for the year 2012-13 I-Semester

S.No EVENT DATE & DAY Duration

1 Commencement of Class-work 24.09.2012

2 1st spell of Instructions 24.09.2012 to 14.11.2012

7½ weeks

3 1st Mid Term Examination 15.11.2012 to

17.11.2012 3 days

4 2nd spell of Instruction 18.11.2012 to

01.01.2013 6 weeks

5 2nd Mid Term examination 02.01.2013 to 04.01.2013

3 days

6 3rd Spell of Instruction 05.01.2013 to

25.01.2013 3 weeks

7 3rd Mid Term Examination 28.01.2013 to30.01.2013

3 days

8 Preparation & Practical Examination 31.01.2013 to

13.02.2013 2 weeks

9 End Semester Examination (Regular) 14.02.2013 to 23.02.2013

2 weeks

10 Commencement of classwork for II Sem. for the

Academic Year 2012-13 25.02.2013

II-Semester

Page 9: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

S.No EVENT DATE & DAY Duration

1 Commencement of Class-work 25.02.2013

2 1st spell of Instructions 25.02.2013 to

06.04.2013 6 weeks

3 1st Mid Term Examination 08.04.2013 to 10.04.2013

3 days

4 2nd spell of Instruction 11.04.2013 to

22.05.2013 6 weeks

5 2nd Mid Term examination 23.05.2013 to 25.5.2013

3 days

6 3rd Spell of Instruction 27.05.2013 to

22.06.2013 4 weeks

7 3rd Mid Term Examination 24.06.2013 to 26.06.2013

3 days

8 Preparation & Practical Examination 27.06.2013 to

10.07.2013 2 weeks

9 End Semester Examination (Regular) & Supplementary of 1st Semester

11.07.2013 to24.07.2013

2 weeks

10 Short Vacation 24.07.2013 to

04.08.2013 1½weeks

11 Commencement of classwork for II year I Sen, for the

Academic Year 2013-14 05.08.2013

M. Tech. I & II Semester (2012-13)

S. No EVENT DATE & DAY Duration

1 Report & Orientation Programme 26.11.2012 to 01.12.2012

6 days

2 1st Spell of Instructions 03.12.2012 to

11.01.2013 6 weeks

3 1st Mid Term Examination 16.01.2013 to 21.01.2013

1 week

4 2nd spell of Instructions 22.01.2013 to

23.02.2013 5 weeks

5 2nd Mid Term Examination 25.02.2013 to

02.03.2013 1 week

6 3rd spell of Instructions 04.03.2013 to

06.04.2013 5 weeks

7 3rd Mid Term Examination 08.04.2013 to

16.04.2013 1 week

8 Preparation & Practical Examination 17.04.2013 to

27.04.2013 2 weeks

9 End Semester Examination (Regular) 29.04.2013 to

10.05.2013 2 weeks

10 Summer Vacation 13.05.2013 to

02.06.2013 3 weeks

11 Commencement of Class work for II Sem. for the

Academic Year 2012-13 03.06.2013

II – Semester

S.No EVENT DATE & DAY Duration

1 Commencement of Class-work 03.06.2013

2 1st spell of Instructions 03.06.2013 to

12.07.2013 6 weeks

Page 10: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

3 1st Mid Term Examination 15.07.2013 to

20.07.2013 1 week

4 2nd Spell of Instruction 22.07.2013 to

24.08.2013 5 weeks

5 2nd Mid Term examination 26.08.2013 to

02.09.2013 1 week

6 3rd Spell of Instruction 03.09.2013 to

03.10.2013 5 weeks

7 3rd Mid Term Examination 4.10.2013 to

10.10.2013 1 week

8 Preparation & Practical Examination 11.10.2013 to

26.10.2013 2 weeks

9 End Semester Examination (Regular) & Supplementary

of 1st Semester

28.10.2013 to

08.11.2013 2 weeks

III – Semester

Seminar Dates

IV- Semester

Thesis Submission duration

PIO quota No

Photo

155 Infrastructural information^

Classroom/Tutorial Room facilities

9 classrooms 2 tutorials for B.Tech. One Seminar hall & One Department Library

For M.tech Class Rooms are 3 and PG Labs are 4 Photo

Laboratory details Photo

The Department of Computer Science & Engineering has the following Laboratories organized by the Department as per the curriculum for

B.Tech. programs

(Name): CSE-B.Tech.

i) Computer Lab-in ground floor of Comp. Block

ii) Computer Lab- in first floor of Comp. Block

iii) Computer Lab-in Cellar of Comp. Block

(Name): CSE M.Tech. Computer Science & Engg

i) Computer Lab- for M.Tech. in ground floor of Comp. Block

ii) Research Lab for M.Tech. in ground floor of Comp. Block

(Name): CS M.Tech. Computer Science

i) Computer Lab- for M.Tech. in ground floor of Comp. Block

ii) Research Lab for M.Tech. in first floor of Comp. Block

Will be announced later

Page 11: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Computer Centre facilities

Computer Facilities for the existing programme(s)

S.No Particulars

Requirements as per Norms

(1:4 all undergraduate UG

Programmes and 1:2 for

MBA/MCA/ PGDM/

PGDBM)

Availability

1. No of Computer terminals **1333

2. Hardware Specification P-IV = 1333

3. No of terminals of LAN/WAN 950

4. Relevant Legal Software Application System

* Windows 98, Windows 2000, 2003,

Windows XP, LINUX, Office 2003

5. Peripheral(s)/ Printers

LaserJet Printers = 22, LaserJet Colour Printer = 1, Inkjet

Printers =5, Dot Matrix Printers = 9

6.

Internet Accessibility (in kbps & hrs)

i) APOLLO Wireless Internet Connection working with 2

Mbps (RF Wireless) is extended to the Digital Library, Faculty rooms of all Departments, Professors, Principal’s

Office, Director’s Office, Exam Branch, and Placement

Officer.

ii) PARAMOUNT INFOTECH, Ibrahimpatan Broadband

Internet Connection working with 2 Mbps is extended to 75 systems for IT Workshop, 17 systems in Project Lab.

Whether the computer facilities are suitable for the existing programmes? Yes No

* Application Software: ORACLE, JAVA, MICROSOFT OFFICE, SQL Server, MULTISIM, C, C++, MYSQL, VISUAL STUDIO (VC++, VB, VJ++), Cadence VLSI Design Tools, English Language Software,

Rational Rose, MSDN Universal Subscription, Macromedia Flash, ALTERA MAX Plus-II – 60 user,

Quartus for FPGA - 60 user, Modelsim for Verilog & VHDL simulator – 30 + 30 user, Synplify Pro for FPGA – 30 users floating license, Multisim - Spice simulator, NOD32 Anti-virus software 100 user licenses.

*Software for English Language Communication Lab:

PRONUNCIATION POWER – Level 1 & 2 (Introduction to Phonetics and Introduction to Vowels, Consonants & Associate Phonetics Symbols);

Kaplan TOEFL– Mastery, G-MAT, GRE, & IELTS; TENSE BUSTERS – ALL LEVELS; Microsoft ENCARTA Disk 1 to 5, Vocabulary, Mastering English Spellings, Pronunciation Power – 2 (Intermediate/ Advanced), Language in Use (Beginner & Pre-Intermediate &

Intermediate), Learn to Speak English Disk 1 to 4, English in Mind Workbook Disk 1 &2 (Audio), Mastering English Composition & Grammar,

Learning English, Elegant English Series – Pebbles Better Accent Tutor, English Speaking Made Easy, English Pronunciation in Use (A,B,C,D) by Hancock, A Course in Listening & Speaking disks (2 levels).

Library facilities Photo

CSE Department has Seminar Hall and Department Library Seperately. College has a full fledged examination hall

cum auditorium accommodating 1200 audience capacity, Air-conditioning of Auditorium is already completed. The

department has a separate AC Hall of 250 capacity as a seminar Hall.

ü

Page 12: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

12 Name of the Department* Department of Information Technology (IT)

Course Information Technology (IT)

Level UG

1st Year of approval by the Council 2001

CAY 2012-13

CAY-1 2011-12

CAY-2 2010-11

Year wise Sanctioned Intake

120 120 120

Year wise Actual Admissions 110 120 124

Cut off marks – General quota 25181 15611 16357

% Students passed with Distinction Now in Final Year 39 29

% Students passed with First Class Now in Final Year 48 26

Students Placed 30 so far 67 56

Average Pay package, Rs./Year 3.5 Lakhs 2.5 Lakhs

Students opted for Higher Studies Likely 20 17 13

Accreditation Status of the course Accredited

Doctoral Courses No

Foreign Collaborations, if any Wayne State University, U S A

Professional Society Memberships

All the students are members of Indian Society of Technical Education

(ISTE). Dept has professional society

Professional activities

Department organizes technical competitions like Essay writing, debate etc under ISTE. Department encourages

paper presentation in student conferences at other institutions. Known for participating every year in I-Talent

competitions held at Chennai by CII. The following are the students who published technical papers over last three

years

Memorandum of Understanding (MoU) with IIIT-Hyderabad :

CVRCE entered into a Memorandum of Understanding (MOU) with the Indian Institute of Information

Technology, Hyderabad (IIIT-H) in May 2009. As part of the agreement, the College deputed four staff

members for participating in the IT certificate course, EQUITEEC (Enhancing Quality of IT Education in

Engineering Colleges), a program sponsored by the Ministry of Communication and Information

Technology (MCIT) and IIIT-H. The course is being conducted as a residential programme for a period of

three and half months (from 18th May to 30th August 2009).

The course content includes 80 modules each of 2 hours duration, covering the areas Object - Oriented

Programming, Data Structures, Computational Thinking, Linux and IT Workshop & Soft Skills. The

approach adopted is ‘Learning by Doing’ with digital content and mentors for providing guidance. The

four staff members sponsored from CVRCE, will subsequently train students of CVRCE

The following faculty members have been trained in the program:

1. Mr. B. Suraj Aravind, M.Tech. from Dept. of Informatics

2. Mr. G. Santosh Kumar, MCA from Dept. of Informatics

3. Mr. B. Shailesh, MCA from Dept. of Informatics

4. Mr. J. Vamshi Vijay Krishna, B.E. from Dept. of Information Technology

IIIT, Hyderabad, encourages implementation of the above training programme to the students. 60 Final

Page 13: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Year MCA Students have been involved to work on five modules by creating a separate Computer Lab with

60 systems. The programme has commenced on 17th August to go up to February, 2010. The students work

on alternate days for 2 hours. IIITH involves two Mentors periodically with the programme and also will

supply additional software with the advancement of the programme. All the students will receive

certificates from IIITH.

IBM Certification:

A training programme on DB-II was conducted for three days on 1st, 2nd and 3rd February, 2010 for the

students of B.Tech. III Year CSE & IT. Exam will be held on 18/2/2010 towards IBM Certification.

ADOBE FLEX Certified Programme:

The programme was conducted by GENESIS. It was a five day programme held twice during November,

’09 involving 140 students in two batches of 70 each, for the students of III Year CSE, IT & MCA. All the

students were given certificates by ADOBE FLEX.

VIDEO lectures for the staff of CSE and IT from Open Courseware of MIT and Googletech is a continuous

process weekly for the departments of CSE, IT & MCA.

MoU with EMC Academy :

The College has entered into MoU with EMC Academy for staff training and interaction on ‘Storage

Technology Foundation’ at CVR College. Based on the deliberations, CVR College & EMC Academy have

decided to work for staff training on ‘Storage Technology Design & Management’ with EMC Academy.

Two staff members from CSE Department have been deputed to participate in EMC Academy organized

programme at Holy Mary Institute of Technology for one week. Final year students are encouraged to

conduct project in the areas of Storage Technology.

A 40 hour lecture programme is going on from 18th January to 27th February 2010 on Storage Area

Networks involving students of B.Tech. III Year CSE & IT as a continuation activity

MoU with Wipro To organize Campus Connect training programs for the students of B.Tech II and III years as a

continuous program

Consultancy activities --

Grants fetched There is internal funding of Rs.40,000/- per year to start with encouraged

by Management for R&D activities, Mini projects etc.,

Distinguished Alumni

The following students 2012 passedout have been placed in various companies

A Aishwarya, K Anuhya, A Anusha, P Aswini, Gokul Kumar, D Harini, Harish, Jagadish, Kavya,

Madhuri, Manu Agarwal, Poojitha, Mounika, Priyanka, Ramya Chitra, Saketh Reddy, Sesh Harika,

Sharath Anurag, Sharath Teja, Sharon Grace, A Sirisha, B Sivaram, J Srinivas Abhinay, S Sudharshan, B

Vandana, Venkata, Kavya Reddy, Mahesh Babu, Neeraj, Satya Keerthi, D sindhu, V Vihari, Venkata Sai

Pavan, D Karthik Reddy, Rakesh Chary, Shirish Kumar, Shashidhar Reddy, Phani Shekar, Sai Pavan,

Sai Kiran, Shashidhar Reddy, Tejaswini, k Anuhya, Aparna, Durga Rani, Kavya, K Mamatha, Raviteja,

Saikiran, M Sharath Anurag, BS Goutham, Sneha, Sridevi, Sudarshan, Karthik, Rajesh, Raviteja, Sindhu,

Rakesh Chary, Sameena, Karthik Reddy, Sirisha, Anurag, Shirish Kumar, Madhuri, Sesh Harika, Keethi

Challa.

Page 14: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

1414 Admission quota#

Entrance test / admission criteria EAMCET

Cut off / last candidate admitted 200492 137426 240669

Fees in rupees 31000 31000 31000

Number of Fee Waivers offered - 5 15

Admission Calendar Already displayed

PIO quota No

155 Infrastructural information^

Classroom/Tutorial Room facilities 8 class rooms, 2 tutorial rooms, 1 seminar hall, and

independent department library Photo

Laboratory details Photo

The Department of Information Technology has the following Laboratories organized by the Department as per the curriculum

(Name):IT

i) Computer Center common for all branches of B.Tech. I Year

ii) Computer Lab- in first floor of Main Building

iii) Computer Lab- in ground floor of Main Building

Library facilities Photo

IT Department has Seminar Hall and Department Library Seperately. College has a full fledged examination hall

cum auditorium accommodating 1200 audience capacity, Air-conditioning of Auditorium is already completed..

12 Name of the Department* Department of Electronics and Communication Engineering (ECE)

Course Electronics and Communication Engineering (ECE)

Level UG

1st Year of approval by the Council 2001

2012-13 2011-12 2010-11

Year wise Sanctioned Intake 240 180 120

Year wise Actual Admissions 240 180 120

Cut off marks – General quota 10021 8676 6938

% Students passed with Distinction Now in Final Year 83 65

% Students passed with First Class Now in Final Year 32 47

Students Placed 63 87 103

Average Pay package, Rs./Year 3.50Lakhs 3.2 Lakhs 3.0 Lakhs

Students opted for Higher Studies Likely 30 16 15

Accreditation Status of the course Accredited

Doctoral Courses No

Foreign Collaborations, if any Wayne State University, U S A

Page 15: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Professional Society Memberships

All the students are members of Indian Society of Technical Education (ISTE).

Dept has professional society

Professional activities

Department organizes technical competitions like Essay writing, debate etc under

ISTE. Department encourages paper presentation in student conferences at other

institutions. Known for participating every year in I-Talent competitions held at

Chennai by CII

Consultancy activities --

Grants fetched

There is internal funding of Rs.40,000/- per year to start with encouraged by

Management for R&D activities, Mini projects etc.,

Departmental Achievements

Ø Signed an MoU with Intel Corporation to have curriculum development workshops

Ø Signed an MoU with Cadence Design Systems to have their VLSI EDA Tool through its University

Software Program, established “Centre for VLSI Design”, with all essential industry standard tools

Ø Regularly conducted faculty improvement programmes on VLSI Tools, Advanced Wireless

Communication and Embedded System design etc. providing hands on experience. Faculty from

many sister institutions attended these programmes.

Ø Established various laboratories with all required standard equipment like spectrum analyzer, high

frequency oscilloscopes etc. Most labs provided equipment facility with 1:1 student to equipment

ratio

Ø Advanced Embedded Systems lab is established

Ø Faculty members are regularly sponsored for workshops/seminars conducted by other prestigious

institutions like IIT, IIIT, VIT etc.

Ø Entered MoU with local hardware companies to provide knowledge sharing and to have industry

environment experience.

Ø Provided facility for all faculty members to access foreign university websites for seminars, open

software downloading so that they are always updated on the latest technology

Ø Departmental members have contributed research papers in conferences and faculty members are

encouraged to present papers in International and National Seminars.

Ø Two groups of students presented papers in International and National seminars.

Distinguished Alumni

Alumni Placed

S.No. Name Institution

1 Mr Karthik Kulkarni

2 Ms Gunjan Gupta VLSI Domain

3 Ms Soundarya Google

4 Mr Vikram Annambhotla Fidelity National Information Services

5 Ms B Neetha Rani IBM

6 Mr Karthik Reddy M Cryptocode

7 Mr Pramod Kumar G BSNL

8 Mr Arvind Kumar R Internship

9 Mr B Santosh Kumar Syntel

10 Mr P Shravan Kumar Developer @ Mahindra Satyam

11 Mr Swetha Rajpurohit Google

Page 16: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Alumni Pursuing Higher studies

1 Mr Srujan Vemuri IIIT Hyderabad

2 Mr Nagarjun Chakilam Vilanova University

3 Mr Vikram Annambhotla Missouri

4 Mr. Vishal Madala Alabama

5 Mr. M Sri Pavan Chaitanya Indiana

6 Mr A Krishna Chaitanya MBA

7 Mr Utthej Nukala

8 Darshan Kumar Manipal

9 D Bhairava Prasad Manipal

10 A Rohit California

11 R Arvind Kumar IIIT Bangalore

12 G Hareesh Reddy IMT Nagapur

13 PVS Phaneendra SEOR

The following students 2012 passed outs have been placed in various companies

1 S. AJITA Infosys

2 G. ATRESH Infosys

3 CHAITANYA KUMAR SERI Infosys

4 AKUNURI CHANDRA SHARAVI Infosys

5 DAKOJI GEERVANI Infosys

6 D. GOPI KRISHNA Infosys

7 SRIRANGAM HARSHA Infosys

8 POCHANA JEEVANA JYOTHI Infosys

9 PALEPU KARTHIKEYA Infosys

10 GANDHAM KOWSHIK Infosys

11 KAMISHETTY KRANTHI CHAITANYA Infosys

12 SRIRAMAGIRI MANORANJAN Infosys

13 KATTA NAGA SHIVA SAI KRANTHI Infosys

14 KUNTA PALLAVI Infosys

15 G.V. PHANI ANAND Infosys

16 AITHAGANI PRADEEP KUMAR Infosys

17 YALAVARTHI PRAVALLIKA Infosys

18 RAVULA PREETHI Infosys

19 VENNAVELLY RAMU Infosys

20 VUYYURI SAI JAYASRI Infosys

21 CHANDHURI SANJEEV KUMAR Infosys

22 N. SATHISH Infosys

23 VANAPARTHY SNEHA Infosys

24 KOMATINENI SRAVYA Infosys

25 GATTU SREEJA Infosys

26 DUMPALA SANANDINI DEVI Infosys

27 PUTTAGUNTA SURAJ Infosys

28 RAPOLU SUSHMA Infosys

29 KOLUKULA SUSMITHA Infosys

Page 17: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

30 BOGGARAPU SWAPNA Infosys

31 TEJAL VIJAY MUCHANDI Infosys

32 M. UDAY BHARATH Infosys

33 BOREDDY VARADA RAJESH REDDY Infosys

34 HOSUR VASUDEVA RAO Infosys

35 C. VENKAT RAMANA REDDY Infosys

36 ERRI ANVESH REDDY Mphasis

37 G. ATRESH Mphasis

38 CHAITANYA KUMAR SERI Mphasis

39 AKUNURI CHANDRA SHARAVI Mphasis

40 DAKOJI GEERVANI Mphasis

41 SRIRANGAM HARSHA Mphasis

42 MOTAMARRI KARTHEEK Mphasis

43 PALEPU KARTHIKEYA Mphasis

44 GANDHAM KOWSHIK Mphasis

45 ARPIT KUMAR AGARWAL Mphasis

46 K. NAGA RAMYA RAJESHWARI Mphasis

47 KATTA NAGA SHIVA SAI KRANTHI Mphasis

48 KUNTA PALLAVI Mphasis

49 G.V. PHANI ANAND Mphasis

50 AITHAGANI PRADEEP KUMAR Mphasis

51 RAVULA PREETHI Mphasis

52 N. SATHISH Mphasis

53 KOMATINENI SRAVYA Mphasis

54 J. SRIKANTH Mphasis

55 M. UDAY BHARATH Mphasis

56 HOSUR VASUDEVA RAO Mphasis

57 KURUKURI SREE MANI GOWTHAMI Persistent

58 VARLA ASHOK KUMAR Robert Bosch

59 CHAITANYA KUMAR SERI Robert Bosch

60 BIJJALA HOMIKA Robert Bosch

61 GUNDA KISHORE Robert Bosch

62 GANDHAM KOWSHIK Robert Bosch

63 KUNTA PALLAVI Robert Bosch

64 M. RAKESH Robert Bosch

65 VAMSHIDHAR REDDY B Robert Bosch

66 BOREDDY VARADA RAJESH REDDY Robert Bosch

67 HOMIKA BIJJALA L&T

68 GRANDHE KATHYAYANI L&T

69 MARRI MADHUMITHA L&T

70 MEKALA RAKESH L&T

71 A.RAKESH L&T

72 SUSMITHA KOLUKULA L&T

73 TEJAL MUCHANDI L&T

74 VUYYURI JAYASRI ADP

75 VANAPARTHY SNEHA ADP

76 PASALA SRAVANTHI Syntel

77 MARY THOMAS Syntel

Page 18: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

78 HOMIKA BIJJALA ORACLE

79 KARTHEEK MOTAMURRI ORACLE

80 VENKATA SAINITHISHCHANDRA G ORACLE

81 SUSMITHA KOLUKULA ORACLE

82 BHUVANGIRI PRADEEP CHANDRA Sears Holdings

83 VEMULA RAHUL ELIXIR

84 GUNDEBOYINA SWAPNA Opentext

85 HOSUR VASUDEVA RAO Opentext

86 GUNDA KISHORE NebuLogic

87 MANCHIREDDY PALLAVI Teradata

88 SWAPNA BOGGALARU ACCENTURE

89 BETHINNI PRAMOD CAPGEMINI

Name of the Department* Department of Electronics and Communication Engineering (ECE)

Course M.Tech Wireless & Mobile Communications

Level PG

1st Year of approval by the Council 2011

2012-13 2011-12 2010-11

Year wise Sanctioned Intake 18 18 -

Year wise Actual Admissions 16 12 -

Cut off marks – General quota 1115 19175 -

% Students passed with Distinction Now in first year Now in second year

% Students passed with First Class Now in first year Now in second year

Students Placed

Average Pay package, Rs./Year

Students opted for Higher Studies

Name of the Department* Department of Electronics and Communication Engineering (ECE)

Course M.Tech Embedded Systems

Level PG

1st Year of approval by the Council 2009

2012-13 2011-12 2010-11

Year wise Sanctioned Intake 18 18 18

Year wise Actual Admissions 18 18 18

Cut off marks – General quota 9428 12805 262

% Students passed with Distinction Now in first year Now in second year 12

% Students passed with First Class Now in first year Now in second yea r 04

Students Placed 05

Average Pay package, Rs./Year 4.5 Lakhs

Students opted for Higher Studies

Page 19: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Name of the Department* Department of Electronics and Communication Engineering (ECE)

Course M.Tech VLSI Design

Level

PG

1st Year of approval by the Council 2006

2012-13 2011-12 2010-11

Year wise Sanctioned Intake 36 36 18

Year wise Actual Admissions 34 34 18

Cut off marks – General quota 17095 10522 5680

% Students passed with Distinction Now in I year Now in II year 13 % Students passed with First Class Now in I year Now in II year 3

Students Placed - - 18

Average Pay package, Rs./Year - - 3.5Lakhs

Students opted for Higher Studies - - -

144 Admission quota#

Entrance test / admission criteria EAMCET

Cut off / last candidate admitted 103661 59287 51807

Fees in rupees

2012-13

71600

2011-12

31000

2010-11

31000

Number of Fee Waivers offered - - 8

Admission Calendar Already displayed

PIO quota No

155 Infrastructural information^

Classroom/Tutorial Room facilities

(For B.Tech ) 8 class rooms, 2 tutorials, 6 Laboratories

One Seminar Hall and Department Library (For M.Tech VLSI Design & M.Tech Embedded Systems)

Two class rooms and two laboratories including Research

Laboratories

Laboratory details

The Department of Electronics and Communication Engineering has the following Laboratories organized by the Department as per the

curriculum

Library facilities

ECE Department has Seminar Hall and Department Library Separately. College has a full fledged examination hall cum auditorium accommodating 1200 audience

capacity, Air-conditioning of Auditorium is already completed.

(Name): ECE B.Tech M.Tech VLSI System Design M.Tech Embedded

System

M.Tech Wireless & M

Mobile Communi

cations

ECE Laboratory 1 1 PG Laboratory 1 PG Laboratory 1 PG Laboratory

ECE Laboratory 2 1 Research Laboratory 1 Research Laboratory 1 Research Laboratory

ECE Laboratory 3 ECE Laboratory 4 ECE Laboratory 5 ECE Laboratory 6 Other Labs are common with CSE & EEE.

Page 20: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

12 Name of the Department* Department of Electronics and Instrumentation Engineering (EIE)

Course Electronics and Instrumentation Engineering (EIE)

Level UG

1st Year of approval by the Council 2004

2012-13

2011-12

2010-11

Year wise Sanctioned Intake 60 60 60

Year wise Actual Admissions 57 60 60

Cut off marks – General quota 40615 19227 20358

% Students passed with Distinction Now in Final Year 23 21

% Students passed with First Class Now in Final Year 21 29

Students Placed 9 25 29

Average Pay package, Rs./Year 3.50 Lakhs 3.5 Lakhs 3.0 Lakhs

Students opted for Higher Studies Likely 15 14 12

Accreditation Status of the course Accridated

Doctoral Courses No

Foreign Collaborations, if any Wayne State University, U S A

Professional Society Memberships

All the students are members of Indian Society of Technical Education

(ISTE). Dept has professional society

Professional activities

Department organizes technical competitions like Essay writing, debate

etc under ISTE. Department encourages paper presentation in student

conferences at other institutions. Known for participating every year in I-

Talent competitions held at Chennai by CII.

Consultancy activities

--

Grants fetched

There is internal funding of Rs.40,000/- per year to start with encouraged

by Management for R&D activities, Mini projects etc.,

Departmental Achievements

3 Faculty members registered for Ph.D. at JNT University, Hyderabad

Mr T Narasa Reddy, Associate Professor of the department has published the following papers

1. “Simulation and design of PNM lane converter” feeding to vector controlled induction motor drive & 3

level SVM based PMSM drive” in International Journal of Recent Trends in Engineering, IJRTE Vol. 2, 1-

6, Nov 2009, Finland.

2. “Fuzzy Logic Control of shunt Active filter to mitigate the harmonics with different membership

functions” (International conference on Advances in computing, control & Telecom Technologies,

ACT-2009, IEEE CS) Digital Library, Trivendrum, India.

3. “Control and Design of switched capacitor converter with different operations conditions”

ACT-2009, IEEE CS) Digital Library, Trivendrum, India.

4. “Simulation of PWM Rectifier Feeding Adjustable speed drives” ACT-2009, IEEE CS) Digital

Library, Trivendrum, India.

5. Mrs. K Aparna, Sr. Asst. Prof. has published a Technical papers entitled “Way to Increase the

network capacity of WDM Optical network” in International Journal of Computer Applications

in emerging trends” June Issue

Page 21: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

The following students of 2012 passed outs have been placed in various companies.

R Archana, T Harish, Krishna Murthy Parvathi, GC Pooja Madhuri, rajesh, Rakesh Reddy, Siddharth, M Suvidha,

Uday Sravanth, Vamshi Krishna Reddy, Aditya Meher, Lalithya, Gollapudi Siddharth, Uday Sravanth, Santosh

Kumar, S Deepa, V Rahul, Harish, Sowjnay Vaidya, Siddharth Sai Dutt, Bharadwaj Sharma, Y Prathyusha, Harini,

V Sriharsha

Distinguished Alumni

1 04B81A1040 Soumya

Cognizant,

Hyderabad

2 04B81A1039 Soumya MS in USA

3 05B85A1002 Harinath Reddy’s Lab

4 04B81A1050 Swathi Ms in USA

5 04B81A1058 Vijay Apollo Health Street Hyd

6 05B85A1004 Rajesh Orient Cements

7 04B81A1027 Rakesh M S

8 06B81A1001 Giri Charan ITC, Badrachalam

9 05B81A1011

Cheruvu Shiva

Prasad ADP-Hitech City

10 05B81A1016 Durga Prasad Reddys Lab

11 05B81A1020 Harsha Nucleonix

12 04B81A1029 Ranjith BSNL

13 05B81A1032 Poonam M MBA

14 05B81A1042 Sajani Bobba MS

15 05B81A1046 Siddharth Paul Wipro

16 05B81A1049 Y Sphoorthy Priya MS in Newzeland

17 05B81A1054 M L Sumythri MS in USA

18 05B81A1055 Sushma Deloit

Page 22: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

1414 Admission quota#

Entrance test / admission criteria EAMCET

Cut off / last candidate admitted 163186 136901 121842

Fees in rupees 71600 31000 31000

Number of Fee Waivers offered - - 1

PIO quota No

155 Infrastructural information^

Classroom/Tutorial Room facilities

4 class rooms, 1 tutorial

6 Laboratories

One Seminar hall and Department Library Photo

Laboratory details Photo

The Department of Electronics & Instrumentation Engineering has the following Laboratories organized by the Department as per the

curriculum

(Name): EIE

i) Instrumentation Lab-1 / Instrumentation Lab-3

ii) Process Control Lab / Instrumentation Lab-2

Other Labs are common with CSE, ECE & EEE.

Library facilities

EIE Department has Seminar Hall and Department Library Seperately. College has a full fledged examination hall cum

auditorium accommodating 1200 audience capacity, Air-conditioning of Auditorium is already completed.

12 Name of the Department* Department of Electrical and Electronics Engineering (EEE)

Course Electrical and Electronics Engineering (EEE)

Level UG

1st Year of approval by the Council 2001

2012-13

2011-12

2010-11

Year wise Sanctioned Intake

120 120 120

Year wise Actual Admissions 118 120 120

Cut off marks – General

quota 14718 10700 10964

% Students passed with Distinction Now in Final Year 83 25

% Students passed with First Class Now in Final Year 21 21

Students Placed 13 54 34

Average Pay package, Rs./Year 3.5 Lakhs 3.5 Lakhs 3.0 Lakhs

Students opted for Higher Studies Likely 20 16 13

Accreditation Status of the course Accredited

Doctoral Courses No

Page 23: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Foreign Collaborations, if any Wayne State University, U S A

Professional Society Memberships

All the students are members of Indian Society of Technical Education (ISTE). Dept has professional

society

12

Name of the

Department* Department of Electrical and Electronics Engineering (EEE)

Course Electrical Power Engineering (EPE)

Level PG

1

st Year of approval by the

Council 2010

2012-13

2011-12

2010-11

Year wise Sanctioned

Intake 18 18 18

Year wise Actual

Admissions 18 18 18

Cut off marks –

General quota 350 1046 5331

% Students passed with

Distinction

Now in First Year - -

% Students passed with

First Class

Now in First Year - -

Students Placed - - -

Average Pay package,

Rs./Year -

- -

Students opted for Higher

Studies -

- -

Accreditation Status of

the course Not Eligible

Professional activities

Department organizes technical competitions like Essay writing, debate etc under ISTE. Department encourages paper presentation in

student conferences at other institutions. Known for participating every year in I-Talent competitions held at Chennai by CII.

S.No. Name of Event Month-

year

No. of

participants

Winner

1 Technical Paper

Presentation (Under

ISTE)

Feb-10 19 1st

-NISHANTH. P M

2nd

--M. PAVAN CHANDRA,

B. PRANATHI

3rd--

M.N.SRIKANTH

2 Paper Presentation

(Under ISTE)

Nov-08 15 1st

–R Ravi Kiran,B.Srikanth

2nd

–C P Rakesh, B. S Sirisha

3rd—

V Sriram,V Karthik Reddy

3 Technical Quiz

Contest (Under

ISTE)

Jan-08 II,III and IV

students

P.Ravi Teja,

G.Harish Reddy ,

N Barath

List of students who published Technical Papers for the last three years

S. No. Name of the Class Roll No Paper Title

Page 24: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Author/Author’s

1. Ms. K. Prapoorna

Mr. N.V. Prashanth

05B81A0233

05B81A0234

“Heuristic Search Approach for Multi Objective Problems in

Electrical Distribution System through reconfiguration” which got

selected in the XXXI National Systems Conference organised by

the Manipal Institute of Technology (MIT) on 14th and 15th of

December, 2007.

2 Mr. C. Sudheer Kumar 05B81A0258

“Optimal Reconfiguration of Radial Distribution System to

Enhance Loadability” in the proceedings of International

Conference on System Analysis, Control and Optimisation

(PSACO-2008) held by Department of Electrical Engineering, AU

College of Engineering, Andhra University , Visakhapatnam,

during 13-15th March, 2008.

3 Mr. P.M. Nishanth

Mr. P. Kaushik

06B81A0231

06B81A0223

“Adaptive Cruise Control” at Gitam University, Visakhapatnam

in the technical fest “Compendium” during 1st & 2nd February,

2008. Have won 1st prize.

4.

Ms. K. Prapoorna

Ms. A. Shruti

(Ms.Prapoorna was sponsored

by the College with financial

grant to present technical

paper in China.)

05B81A0233

05B81A0246 “Multi Objective Approach for Feeder Overloading and Service

Restoration through Reconfiguration” at 7th WSEAS International

Conference, organized by the Institute of Computer Science,

Beijing Jiaotong University, China, from 15th to 17th September,

2007.

5. Mr. M.V. Karthik,

Mr. V. Sai Sree Harsha

06B81A0219

06B81A0244

“ Reconfiguration of Distribution System Using Genetic

Algorithm” at Dayanand Sagar College at National IEEE

Conference.

6.

Mr C.P.Rakesh

Ms. V.S. Sirisha

06B85A0204

05B81A0243

06B85A0202

“Reliability evaluation of a Distribution system using FMEA and

network reduction technique” at ICEESPEEE 2009 at SRM

university, Chennai

7. Ms. Ch. Chandana

07B81A0209 Presented a paper on “VLSI” at BITS, Goa on 4th Feb 2010.

8. Mr. M.V. Karthik,

Ms. M.V.S. Ramya

06B81A0219

06B81A0256

“Implementation of refined genetic algorithm on electrical

distribution system” is selected at ICCET 2010, China.

9.

Mr. C.P. Rakesh

Mr. Naveen Kumar

06B85A0204

05B81A0227

“A novel method to solve distribution networks” at annual IEEE

conference (INDICON), DAICT Ahmedabad.

Consultancy activities --

Grants fetched There is internal funding of Rs.40,000/- per year to start with encouraged by Management for

R&D activities, Mini projects etc.,

Departmental Achievements

Text Books Publications:

1. Dr. S. Kamakshaiah, Professor & Head EEE Department has written the following textbooks during this academic year

o Basic Electrical Engineering - Tata Mc. Graw Hill Publishers- II Edition

o Electrical Circuit Analysis- Right Publishers –I Edition

o Electro Magnetic Fields – Right Publishers –I Edition

Paper Presentations by EEE Department Faculty in 2007-08

1. Mr. P. Ravi Babu, Associate Professor in EEE Department published a paper in IETECH Journals of Circuit Analysis, Vol-01,

No.01, PP.035-040 entitled “Application of Demand Side Management and Renewable Energy Devices for Peak Load

Management”.

2. Mr. P. Ravi Babu, Associate Professor EEE Department presented a paper entitled “Heuristic Search Approach for Multi-

Objective Approach for Feeder Overloading and Service Restoration through Feeder Reconfiguration” in National Conference

(NSC-2007) organized by Manipal Institute of Technology from 12th to 17th December 2007.

3. Mr. P. Ravi Babu, Associate Professor EEE Department published a paper on “Multi Objective Feeder Reconfiguration to

Overcome Overloading and Service Restoration” in the proceedings of the International Conference on Power Systems, 2007,

Page 25: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Beijing, China, 2007.

4. Mr. P. Ravi Babu, Associate Professor in EEE Department published a paper on “Demand Side Management Techniques

Applied to a Milk Industry for Peak Load Reduction-A Case Study” in the International Scientific Journal, Italy, August 2007,

Vol-LXII, No.04 pp.583-589.

5. Mr. P. Ravi Babu, Associate Professor in EEE Department published a paper on “Multi Objective Approach for Feeder Over

Loading and Service Restoration through Feeder Reconfiguration” in the IETECH Journal of Circuit Analysis, India, Vol-01,

No.01, pp.041-045.

6. Mr. P. Ravi Babu, Assoc. Professor, EEE Dept, has published a paper in International Journal at Italy and other one in National

System Conference (NSC) at Manipal. The topic of the paper is “Demand Side Management techniques applied to a Milk

Industry for Peak Reduction: a case study” in December 2007.

7. Mr. K. Kiran Kumar, Assoc. Prof., presentated a paper entitiled “Optimal Location of UPFC for enhancement of Available

Transfer Capability” (Vol 10, No.2., Journal of current sciences), at S.K.M.University, Dumka, 2007.

8. Mr. P. Ravi Babu, Associate Professor in EEE Department presented a paper on “Demand Side Management Techniques and

Batteries for Peak Load Management - A Case Study” at DSMES’07, organized by Pondicherry Engg. College, Pondicherry

from 23rd to 27th October 2007.

9. Mrs. G. Sreelakshmi, Assistant professor of EEE Department presented a paper on “Space Vector Pulse width Modulation for

Multilevel Inverters” at National Conference – EAR-2008 on 3rd May 2oo8 at JNTU College of Engineering (A), Anantapur.

Paper Presentations by EEE Department Faculty in 2008-2009

1. Mr. P.Ravi Babu, Assoc.Prof., published a paper on “DSM Techniques and Fuzzy Logic Application to Air Conditioner- A case

study” in the international journal of NAUN, WSEAS, SPAIN ,2008.

2. Mr. P.Ravi Babu, Assoc Prof., published a paper on “Application of ANN and DSM Techniques for Peak Load Management- A

case study ” in the proceedings of IEEE International Conference ICSET-2008,at singapore from24th-28th NOV,2008.

3. Mr. P.Ravi Babu, Assoc Prof., published a paper on Advances in Energy Conversion Technologies (AECT 2008) on “Fuzzy

Logic Controlled Electric Water Heater” in the proceedings organized by Manipal Institute of Technology, Manipal University

in 2008.

4. Mr. P.Ravi Babu, Assoc.Prof., published a paper on “Multi-Objective Approach for over loading and Service Restoration

through Feeder Reconfiguration to minimize I2R Losses” in the proceedings, Italy, 2008.

5. Mr.P.Ravi Babu, Assoc Prof., published a paper entitiled “Implementation of Genetic Algorithm for optimal Network

Reconfiguration in Distribution System for Load Balancing” in the proceedings of IEEE,Russia,2008.

6. Mr.P.Ravi Babu, Assoc.Prof., entitiled a paper on “Application of DSM Techniques and renewable energy devices for Peak Load

Management”, in the proceedings of IEEE, Russia ,2008.

7. Mr.K.Kiran Kumar, Assoc Prof., presented a paper entitiled “Transfer Capability Calculations-A Case Study at Powercon-

2008” organized by IEEE Power India Conference,New Delhi,from 12th to 15th oct,2008.

8. Mr.K.Kiran Kumar,Assoc Prof., published a paper entitiled “Computation of Available Transfer capability using neural

networks” International journal of Applied Engineering Research.ISSN 0973-4562 Vol 3,nov 1st 2008,pp,45-60.

9. Mr K.Kiran Kumar, Assoc Prof., presented a paper entitiled “Condition Monitoring & Diagnosis (IEEE),Being China,21-24,

April 2008.

10. Mr Kiran kumar Associate Prof of EEE Dept presented a paper on “International Conference on Emerging Technologies and

Applications in Engineering, Technology & Sciences, Saurashtra University,Rajkot Gujarat 13-14 Jan 2008.

11. Mr.M. V. Subramanyam, Assoc Prof., published a paper entitled “Multi Level Inverter” at National Conference on Power

Electronics & Drives held at NIT, Warangal, on 28-29th June 2008.

Paper Presentations by EEE Department Faculty in 2009-10

1. M.V.Subramanyam, Assoc. Prof., T.Narsa Reddy Assoc. Prof., both together presented a paper “entitiled Fuzzy Logic

Controlled Shunt Active Power Filter for mitigation of electronics with different membership functions” at ACT 2009

International Conference held at Trivandram on 28th and 29th Dec 2009.

2. G.Srikanth, Asst.Prof., presented a paper entitiled ”Novel method for solving Radial Distribution Networks” at IEEE INDICON

2009 at Gujarat in Ahmedabad International conference.

3. M.Prabavathi, Asst.Prof., presented a paper entitiled “An Intelligent Water Cooling Techniques-A Case Study ” at ICCC, Kerala

in 2010.

4. M.Prabavathi, Asst.Prof., presented a paper on “Demand Limiter for Domestic Consumers for Peak Load

Management” at ICCC, kerala in 2010.

Page 26: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

STUDENTS ACHIEVEMENTS

S.

No. Name of the Student Regd. No. Achievement

1. Mr. Nishanth P.M 06B81A0231 Secured 10th Rank in JNT University of B.Tech I Year Examinations.

2. Ms. Anupama .K 05B81A0203 Secured 7th Rank in JNT University with 84.80% in B.Tech III Year I

sem examinations.

3. Mr. Tarun Singh 05B81A0253 Secured 4th Rank in JNT University with 87.07 % in B.Tech IV Year I

sem examinations.

4.

Mr. P.M. Nishanth

Mr. G. Harish Kumar Reddy

Ms. R. Madhavi

06B81A0231

06B81A0216

06B81A0225

In Top 10 ranks of JNT University results of 2nd Year 2nd sem, three

ranks are from the EEE Department of 2006 batch, CVR College of

Engineering.

Rank 1 - 87.73%

Rank 5 - 85.20%

Rank 8 - 84.62%

5. Mr. P.M. Nishanth 06B81A0231 Secured 5th rank in the JNT University Examinations securing 85.6 %.

6.

Mr. P.M. Nishanth

Mr. P. Srinivasa Ravi Teja

Mr. G. Harish Kumar Reddy

06B81A0231

06B81A0259

06B81A0216

In Top 10 Ranks of JNT University results (till 2009), three ranks are

from the EEE Department of 2006 batch, CVR College of Engineering.

Rank 1 - 85.01%

Rank 7 - 81.76%

Rank 9 - 81.52%

7. Ms. M. Sneha Rao 05B81A0248 Secured 3rd Rank in the JNT University Examinations, 2009 of IV Year

II Sem with 87.67%.

8. Mr. A. Sharath Chandra 06B81A0252 Got admission in SYMBIOSIS INSTITUTE OF TELECOM

MANAGEMENT, Pune.

9. Mr. P. Srinivasa Ravi Teja 06B81A0259 Secured 94.89 Percentile in CAT – 2009

10. Mr. T. Mahesh 06B81A0228 Secured 92.72 Percentile in CAT – 2009

11. Mr. A. Sharath Chandra 06B81A0252 Secured 92.4 Percentile in CAT – 2009

Distinguished Alumni

2007-08

S. No. Name of the Student Regd. No. Current Position

1. Mr. Suryanarayana. V 04B81A0251 pursuing M.Tech in IIT Roorke

2. Mr. Srikanth Boddu 04B81A0244 working as Junior Telecom Officer in BSNL,

Chennai

3. Ms. Lavanya .P 04B81A0217 working as Assistant Engineer in APTRANSCO,

Vishakapatnam

4. Ms. Sruthi C.H 04B81A0248 Working as Assistant Engineer in CPDCL, Medak.

5. Ms. Harika. M 04B81A0213 Working as Software Engineer in Wipro

Technologies.

6. Ms. Sandhya Rani .P 04B81A0239 Selected as Software Engineer in Syntel.

7. Mr. Sravan Kumar B 04B81A0242 working as Engineer in L & T.

8. Mr. Tarun Singh T 04B81A0253 Working as Software Engineer in Wipro

Technologies.

9. Ms. Tulasi Priya .K 04B81A0254 Selected as Software Engineer in Syntel.

10. Mr. A.V.S. Vishvanath 04B81A0260 Working as Engineer in Servomedha Drives.

11. Mr. Mahesh .R 04B81A0219 Working as Engineer in Green Cooperation GET.

2008-09

S.

No. Name of the Student Regd. No. Current Position

1. Mr. Ravi Kiran Reddy 05B81A0238 Pursuing M.Tech in IIT Kharaghpur.

2. Mr. Rakesh .C.P 06B85A0204 Working as Software Engineer in Wipro Technologies.

3. Mr. Shrikanth Narsing Rao .V 05B81A0245 Working as Engineer in Laqshya Airport Academy,

Shamshabad.

4. Mr. Sriram.V 05B81A0256 Working in State Bank Of Hyderabad, Hyderabad.

5. Mr. N.V. Prasanth 05B81A0234 Working as Software Engineer in Wipro Technologies.

6. Ms. M. Sneha Rao 05B81A0248 Working as Software Engineer in ADP.

Page 27: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

The following students of 2012 passed outs, have been selected in various companies

08B81A0202 CH AKHILA EEE Infosys

08B81A0204 VEMULA ANJANI SRI EEE Infosys

08B81A0207 SRIPATHI ANUSHA

REDDY EEE Infosys

08B81A0221 SINGAPURAM DIVYA EEE Infosys

08B81A0225 N GEETA EEE Infosys

08B81A0226 TADIMALLA GOUTAM EEE Infosys

08B81A0228 KANDI HARIKA EEE Infosys

08B81A0241 M. MAHITHA EEE Infosys

08B81A0249 A V NAREN EEE Infosys

08B81A0253 EDLA NAVEEN KUMAR EEE Infosys

08B81A0261 NANDYALA

PRADEEPKUMAR REDDY EEE Infosys

08B81A0272

CHITTANUR

RAJASHEKAR EEE Infosys

08B81A0273 MUTHURAM CHANDRAN

RAJESH EEE Infosys

08B81A0274 BHAMIDIPATI

RAJYALAKSHMI MANASA EEE Infosys

08B81A0281 MALLAM SAI CHANDRA EEE Infosys

08B81A0291 NAGURU SHAHANSHA EEE Infosys

08B81A02B5 KAPILA SURYA PRAKASH

RAO EEE Infosys

08B81A02B7 TRINA ROY EEE Infosys

08B81A0202 CH AKHILA EEE Mphasis

08B81A0225 N GEETA EEE Mphasis

08B81A0226 TADIMALLA GOUTAM EEE Mphasis

08B81A0257 M. PAVAN CHANDRA EEE Mphasis

08B81A0262 Bhattacharji Pranathi EEE Mphasis

08B81A0273 MUTHURAM CHANDRAN

RAJESH EEE Mphasis

08B81A0277 S. RAVALI EEE Mphasis

08B81A0285 KONAKONDLA SAI

PRANAV EEE Mphasis

08B81A02A0 SIDDHARTHA SEKHAR A EEE Mphasis

08B81A02A2 JALLAPURAM SOWJANYA EEE Mphasis

08B81A02B4 GAVARRAJU SUMANTH

NIRMAL EEE Mphasis

08B81A02C8 MAROJU YASHWANTH EEE Mphasis

08B81A02B1 DODDAPANENI SUDHEER EEE Robert Bosch

08B81A02B4 GAVARRAJU SUMANTH NIRMAL EEE Robert Bosch

08b81a0249 A.V.Naren EEE L&T

08B81A0253 NAVEEN KUMAR EDLA EEE L&T

08B81A0266 Pratima M EEE L&T

08B81A0282 BINGI SAI GOUTHAM EEE L&T

08B81A0202 Chillara Akhila EEE ADP

08B81A0206 MANNEY ANUSHA EEE Syntel

08B81A0263 PRANIT JANNAWAR EEE Syntel

08B81A0293 K SHAILA EEE Syntel

08B81A02A6 NEELAPALAYA SRIKANTH EEE Syntel

08B81A02C5 VIKAS RACHAKONDA EEE Syntel

08B81A0252

NADMINTISIRIGIRI

NAVANEETH SAI EEE ORACLE

Page 28: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

141

4 Admission quota#

Entrance test / admission criteria EAMCET

Cut off / last candidate admitted 85856 68760 83195

Fees in rupees 71600 31000 31000

Number of Fee Waivers offered - - 7

Admission Calendar Already displayed

PIO quota No

155 Infrastructural information^

Classroom/Tutorial Room facilities

Eight Classrooms and Two Tutorials

Seminar Hall and Department Library

Six Laboratories, workshop and Hydraulics Machines Lab Photo

Laboratory details Photo

The Department of Electrical and Electronics Engineering has the following Laboratories organized by the Department as per the curriculum

(Name): EEE B.Tech i) Fluid Mechanics & Hydraulics Machinery Lab ii) Electrical Machines Lab I & II iii) Electrical Measurements & Testing Lab/ Electrical Circuits &

Simulation Lab

iv) Control Systems and Simulation Lab v) Power Electronics and Simulation Lab Other Labs are common with ECE & CSE

(Name); EEE M.Tech. Electrical Power Engineering

1. Simulation Lab

2. Microprocessor Lab

Library facilities Photo

EEE Department has Seminar Hall and Department Library Seperately. College has a full fledged examination hall

cum auditorium accommodating 1200 audience capacity, Air-conditioning of Auditorium is already completed.

08B81A0277 Ravali Sarvadevabatla EEE ORACLE

08B81A02A2 Sowjanya Jallapuram EEE ORACLE

08B81A0210 P ASHITHA EEE NebuLogic

08B81A0280 A ROHIT KUMAR EEE Intel

08B81A0294 RAVIRALA SHAINY EEE IBM

08B81A0261

NANDYALA

PRADEEPKUMAR REDDY EEE IBM

08B81A02C8 MAROJU YASHWANTH EEE NTPC

08B81A02A8 GAJJALA SRINIVAS RAO EEE ACCENTURE

08B81A0245 D MANOHAR REDDY EEE ACCENTURE

08B81A0244 PADALA MANASA EEE CAPGEMINI

Page 29: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

12

Name of the

Department* Department of Mechanical Engineering (EEE)

Course Mechanical Engineering (ME)

Level UG

1

st Year of approval by the

Council 2010

2012-13

2011-12

2010-11

Year wise Sanctioned

Intake 60 60 60

Year wise Actual

Admissions 59 60 18

Cut off marks –

General quota 29278 16602 Category-B

% Students passed with

Distinction

Now in First Year

- -

% Students passed with

First Class

Now in First Year

- -

Students Placed - - -

Average Pay package,

Rs./Year - - -

Students opted for Higher

Studies - - -

Accreditation Status of

the course Not Eligible

Doctoral Courses No

Professional Society

Memberships All the students are members of Indian Society of Technical Education (ISTE).

Page 30: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

12 Name of the Department* Department of Civil Engineering

Course Civil Engineering

Level UG

1st Year of approval by the Council 2011

2012-13

2011-12

2010-11

Year wise Sanctioned Intake 60 60 -

Year wise Actual Admissions 60 60 -

Cut off marks – General quota 25395 17594 NA

% Students passed with Distinction NA NA

% Students passed with First Class NA NA

Students Placed - - -

Average Pay package, Rs./Year - - -

Students opted for Higher Studies

Accreditation Status of the course Not Eligible

Doctoral Courses No

Page 31: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Auditorium / Seminar Halls / Amphi Photo

College has a 1200 capacity auditorium cum indoor games

A/C Seminar Hall of 250 capacity

Every Department has Seminar Hall & Department Library

Student Centre –

College has constructed a 4 Stores Building to accommodate various students

Support activities. Two Floors are allocated to cafeteria. Top Floor Exclusively for

placement, having interviewing cubical, 250 capacity of seminar hall etc.

Basement Floor has indoor games & Gym.

Cafeteria College has well furnished canteen for students and staff. Capacity of canteen at a time is .

Functions from 9.30 am to 8.00 pm to meet the requirements of the students in the hostel

also.

Photo

Indoor Sports facilities Photo

College has separate indoor games facility for boys and girls. In addition indoor game facility is also available in

the Hostel.

Outdoor Sports facilities Photo

College has full fledged outdoor sports facilities. The following are the facilities

1. Cricket Ground

2. Basket Ball Ground

3. Volley ball courts – 4 courts

4. Shuttle Badminton - 2 courts

Gymnasium facilities Photo

Indoor games & Gym facilities are available in the basement floor of student centre.Threre are Six table

Tennis Boards 12 Carom Boards, Chess etc.

Facilities for disabled Photo

All the multistoried buildings in the college are provided with lift facility in the design and construction. However,

for the current period students with disabled condition admitted in the college are provided with the classes in the

ground floor.

Any other facilities Photo

Creche facility is provided for the lady staff members to take care of kids in the college.

16 Boys Hostel Photo

College has a newly built four storied building for boys hostel each floor accommodating 22 rooms. The total

capacity of Boys Hostel is 240 students. The Hostel has facilities of kitchen, Dining Hall etc. The Hostel is fully

occupied with 220 students. Preference is given for the outstation first year students on wards

Medical & other Facilities at Hostel Photo

The college has full time medical officer and nursing staff in the medical centre. There are separate

register for medical stock and OP Registers with usage of medicines.

17 Academic Sessions

Respective degree classes have commenced as per the University calendar already displayed.

Page 32: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Examination system, Year / Sem

B.Tech I year is year wise. All the other classes and degrees courses are semester wise.

The examinations are basically conducted under two heads

1. Internal examination (Theory) – As per university calendar Internal Examinations are conducted

in all theory subjects having quiz and mid paper in the middle of

the semester and quiz and mid paper at the end of the semester.

Best of the three are taken for internal marks of 20 for each

subject.

2. Internal examination (Practical) – Internal marks are evaluated for day to day class work for 15

marks 10 marks are allotted for internal practical examination

held at the end of the semester

3. University examinations (Theory)- The university examinations are conducted as per the schedule of

examinations declared by the University . The question paper is

received as a print out of the computer based on confidential pass

word released half an hour before the commencement of the

examination. For each subject four sets of exam papers are

received and are distributed in a prescribed seating pattern order

so that no adjoining student gets the same set of paper. All the

four sets are different question papers but not jumbling of same

questions. University examination paper is for 80 marks.

4. University examinations (practical):- Practical examination is conducted for two Laboratories for 50

marks with a duration of 3 hours the evaluation is done by

internal examiner and external examiner nominated by the

University from different institution picked up from the cluster of

colleges specified by university.

With regard to M.Tech .

The performance of the candidate in each semester shall be evaluated subject-wise, with a maximum of 100 marks

for theory and 100 marks for practicals, on the basis of Internal evaluation and end semester examination.

For the theory subjects 60 marks shall be awarded bases on the performance in the End semester Examination, 40

marks shall be awarded based on the Internal Evaluation. The internal evaluation shall be made based on the better

of the marks secured in the two Mid-Term Examinations conducted one in the middle of the Semester and the other

immediately after the completion of instruction. Each mid term examination shall be conducted for a duration of

120 minutes with 4 questions to be answered out of 6 questions

For practical subjects, 60 Marks shall be awarded based on the performance in the End Semester Examinations, 40

Marks shall be awarded based on the day-to-day performance as Internal Marks.

There shall be two seminar presentations during I year I Semester and II Semesters. For seminar, a student under

the supervision of a faculty member, shall collect the literature on a topic and critically review the literature and

submit it to the Department in a report form and shall make an oral presentation before the Departmental

Committee. The Departmental Committee consists of Head of the Department, Supervisor and two other senior

faculty members of the department. For each Seminar, there will be only internal evaluation of 50 marks. A

candidate has to secure a minimum of 50% to be declared successful.

There shall be comprehensive viva voce in II year I Semester. The Comprehensive Viva Voce will be conducted by a

Committee consisting of Head of the Department and two Senior Faculty members of the Department. The

Comprehensive Viva voce is aimed to assess the students understanding in various subjects he/she studies during

the M.Tech course of study. The comprehensive viva voce is valued for 100 marks by the committee. There are no

internal marks for the comprehensive viva voce.

A candidate shall be deemed to have secured the minimum academic requirement in a subject. If he secures a

minimum of 40% of marks in the end examination and a minimum aggregate of 50% of the total marks in the End

semester examination and internal evaluation taken together.

Page 33: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

In case the candidate does not secure the minimum academic requirement in any subject he has to reappear for the

End Examination in that subject. A candidate shall be given one chance to re-register for each subject provided the

internal marks secured by a candidate are less than 50% and has filed in the end examination. In such case

candidates must reregister for the subject and secure required minimum attendance. Attendance in the re-registered

subject has to be calculated separately to become eligible to write the end examination in the re-registered subject.

The attendance of re-registered subject shall be calculated separately to decide upon the eligibility for writing the

end examination in those subject. In the event of taking another chance, the internal marks and end examination

marks obtained in the previous attempt are nullified.

In case the candidate secure less than the required attendance in any subject, they shall not be permitted to

reappear for the End examination in that subject. They shall reregister the subject when next offered.

Laboratory examination for M.Tech courses must be conducted with two examiners one of them being laboratory

class teacher and second examiner shall be other laboratory teacher.

Every candidate shall be required to submit thesis or dissertation after taking up a topic approved by the

Project Review Committee.

Period of declaration of results

University gives priority for declaration of results for final year. In about three weeks time the results are

announced for the final year. For other classes about a months time is needed by the university to announce the

results. The results are announced through the university website

18 Counseling / Mentoring

Special attention is always given for B.Tech. First year by allotting for every students one teacher.

Teacher maintains a register entering the details of the student, personal and academic. Personal

counseling is encouraged followed by declaring counseling day every month preferably on a Saturday.

All other higher classes two teachers are allotted for each section of sixty student s for counseling and

mentoring.

Career Counseling

College has a cell for student support. This cell will be under the control of the Placement officer and his staff.

Major activities of the cell are

1. Career counseling

2. Organizing programs / workshops for communication skills, personality development etc for students

3. Inviting professional experts fro industry, to deliver guest lectures and group counseling.

4. Arranging campus and off campus interviews

Medical facilities

The college has full time medical officer and nursing staff in the medical centre. There are separate

register for medical stock and OP Registers with usage of medicines.

Student Insurance

At the time of admission many insurance companies approach parents at the counseling centre organized by the

state government. some of the parents came forward to take insurance for their wards as there is a risk involved

because of the distance in traveling

20 Students Activity Body

Every dept of the college has professional society which organizes technical quizzes, debates etc., college organizes

Technical festival for two days called CIENCIA. It is highly competitive festival and more than one thousand

students from various institutes participate in technical competitions in which our students also participate.

Page 34: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

Cultural activities

College organizes freshers day at the beginning of the year and cultural activities are encouraged as competitions

in various events and prizes are distributed on culture day at the end of year, which is a part of the college day

activities.

Sports activities

With the availability of outdoor and indoor sports facilities students show lot of interest in sports activities, to

encourage students for active participation college transport facility is arranged till 6.30 pm on all working days.

Competitions are held every year in sports and games activities. And the winners are rewarded by presenting prizes

and shields in the college day function.

Literary activities

Literary activities like Faraday Day, Einstein Day etc., are conducted in the name of eminent personality as one day

events involving essay writing / debates etc

Magazine / Newsletter

College has news letter issued twice a year from the inception of the college there is separate editorial board

constituted from staff and students headed by the head of the department as the editor of the college. This gives very

compiled information of administrative, academic, R&D and placement activities. Innovations of staff and students

in terms of publications are well covered in news letter.

CVR Journal of Science & Technology

The College has started publishing CVR Journal of Science and Technology a biannual journal. Started in Oct’11

The Journal Gives opportunity publishing research articles by Faculty of CVR and Outside Faculty. There is an

Editorial Board to review the research papers received for publication in the Journal. So far 3 issues have been released. The

Journal has ISSN No. 2277-3916

Technical activities / Tech Fest

Students are encouraged to participate in various technical conferences held at different institutions. Registration

fees, travel grant are provided for technical papers accepted for presentation. There are instances where 19

students were sent to IIT Delhi for one internal conference. In which, students of cvr have won prize of

Rs.10,000/- recently team of students have presented technical papers at Sweden, and China. Part of travel grant

is provided by the management.

Technical Festival: College organizes a technical festival, CIENCIA every year participation of almost of 1200 to

1500 students from various engineering colleges takes place for two days. Technical paper presentation is a

major event, receiving prize of Rs.10,000/-, other technical competitions also will be held in CIENCIA. CIENCIA

2010 is planned during 1st – 3rd April 2010. There is a separate web page covering the details of CIENCIA in the

college website.

Industrial Visits

Students of third and fourth year are encouraged to undertake industrial visits / tours third year students

normally proceed to all over India for duration of not exceeding ten days. Fourth year students will also have

short tours to visit industry in Andhra Pradesh.

Alumni activities

The placement officer maintains the re cord of the alumni every quarter a correspondence is maintained by email

to know the activities of alumni and their suggestions. Twice an year alumni meet is arranged at campus / in city.

Page 35: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...

20

Name of the Information Officer for

RTI Dr A D Rajkumar

Designation Principal

Phone number with STD code 08414–252222 / 252369 / 252396

FAX number with STD code 08414–252396

Email [email protected]

Page 36: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 37: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 38: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 39: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 40: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 41: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 42: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 43: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 44: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 45: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 46: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 47: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 48: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 49: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 50: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 51: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 52: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 53: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 54: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 55: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 56: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 57: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 58: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 59: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 60: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 61: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 62: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 63: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 64: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 65: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 66: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 67: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 68: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 69: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 70: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 71: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 72: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 73: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 74: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 75: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 76: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 77: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 78: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 79: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 80: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 81: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 82: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 83: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 84: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 85: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 86: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 87: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 88: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 89: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 90: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 91: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 92: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 93: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 94: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 95: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 96: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 97: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 98: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 99: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 100: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 101: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 102: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 103: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 104: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 105: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 106: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 107: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 108: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 109: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 110: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 111: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 112: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 113: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 114: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 115: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 116: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 117: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 118: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 119: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 120: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 121: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 122: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 123: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 124: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 125: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 126: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 127: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 128: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 129: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 130: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 131: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 132: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 133: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 134: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 135: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 136: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 137: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 138: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 139: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 140: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 141: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 142: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 143: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 144: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 145: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 146: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 147: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 148: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 149: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 150: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 151: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 152: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 153: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 154: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 155: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 156: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 157: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 158: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 159: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 160: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 161: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 162: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 163: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 164: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 165: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 166: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 167: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 168: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 169: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 170: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 171: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 172: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 173: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 174: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 175: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 176: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 177: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 178: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 179: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 180: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 181: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 182: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 183: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 184: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 185: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 186: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 187: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 188: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 189: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 190: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 191: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 192: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 193: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 194: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 195: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 196: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 197: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 198: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 199: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 200: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 201: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 202: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 203: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 204: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 205: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 206: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 207: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 208: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 209: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 210: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 211: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 212: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 213: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 214: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 215: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 216: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 217: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 218: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 219: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 220: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 221: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 222: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 223: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 224: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 225: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 226: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 227: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 228: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 229: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 230: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 231: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 232: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 233: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 234: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 235: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 236: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 237: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 238: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 239: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...
Page 240: Mandatory Disclosure for B.Tech (Engineering), M.Tech (VLSI ...